

Linear Circuits

3-V Family

Data Book

Linear Products

Linear Products Quick Reference Guide

	Data Book	Contents	Document No.
•	toelectronics and age Sensors	Optocouplers CCD Image Sensors and Support Phototransistors IR-Emitting Diodes	SOYD002, 1990
• Spe	eech System Manuals	TSP50C4X Family TSP50C10/11 Synthesizer TSP53C30 Synthesizer	SPSS010, 1990
• Inte	erface Circuits	Data Transmission and Control Circuits, Peripheral Drivers/Power Actuators, Display Drivers	SLYD006, 1991
	ecommunications cuits	Transmission, Switching, Subscriber, Transient Suppressors	SCTD001B, 1991
	ear and interface cuits Applications	Op Amps/Comparators, Video Amps, VRegs, Power Supply Design, Timers Display Drivers, Datran, Peripheral Drivers, Data Acq., Special Functions	SLYA005, 1991
	ss Storage ICs signer's Reference ide	Disk Drivers: Read/Write, Servo/System Control, Interface/Linear, Digital ASIC, LinASIC™, Applications	SSCA001, 1992
● Ma	cromodel Data Manual	Level I: Operational Amplifiers, Voltage Comparators, Building Blocks Level II: Selected Operational Amplifiers, Building Blocks	SLOS047B, 1992
	ASIC Library mmary	Mixed Signal Standard Cells	SLXS001, 1992
	ear Circuits Vol 1 erational Amplifiers	Operational Amplifiers	SLYD003A, 1992
Dat Ana	ear Circuits Vol 2 ta Conversion, DSP alog Interface, and eo Interface	ADCs, DACs, DSP Analog Interfaces and Conversion, Video Interface Palettes, Analog Switches, Filters, Data Manuals	SLYD004A, 1992
Vol Sup Spe	ear Circuits Vol 3 tage Regulators/ pervisors, Comparators, ecial Functions, and Iding Blocks	Voltage Regulators, Voltage Supervisors, Building Blocks, Comparators, Video Amplifiers, Hall-Effect Devices, Timers and Current Mirrors, Magnetic Memory Controllers, Sound Generators, Frequency- to-Voltage Converters, Sonar Ranging Circuits and Modules	SLYD005A, 1992

General Information	1
Data Sheets	2
Mechanical Data	3

Linear Circuits 3-V Family

Data Book



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1992, Texas Instruments Incorporated

Printed in the U.K.

INTRODUCTION

Texas Instruments offers the industry's first dedicated family of linear ICs that are specifically designed, characterized, and tested for operation at 3.3 V of less. Prefixed with "TLV" to indicate low-voltage operation, this family of analog circuits includes seven operational amplifiers, two voltage comparators, and a low dropout (LDO) voltage regulator.

Built using Texas Instruments LinCMOS™ process, the new operational amplifiers and comparators are optimized to operate down to 2V and the CMOS input stage ensures high impedance. The operational amplifiers are available as singles, duals, and quads with three levels of ac performance. Likewise, the comparators are offered as duals and quads.

All of the 3-V devices are available in the new thin-scaled small-outline package (TSSOP) as well as in the standard small-outline and through-hole packages. The TSSOP surface mount package is just 1.1mm (max) thick and can be a real space saver in densely packed designs.

While this manual only offers information on the first 3-V analog devices available for TI, complete technical data for upcoming 3-V devices or any TI semiconductor product is available from your nearest TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated LITERATURE RESPONSE CENTRE P.O. Box 809066 Dallas, Texas 75380-9066

We sincerely feel that the new 3-V Family Data Book will be a significant addition to your library of technical literature for Texas Instruments.

General Information	1
	2
	3

ALPHANUMERIC INDEX

TLV2217-33	2-3
TLV2322I	2-7
TLV2322Y	2-7
TLV2324I	2-31
TLV2324Y	2-31
TLV2332I	2-55
TLV2332Y	2-55
12.200	2-79
TLV2334Y	2-79
TLV23411 2	-103
TLV2341Y 2	-103
TLV2342 2	-153
TLV2342Y 2	-153
TLV2344I 2	-177
TLV2344Y 2	-177
TLV2352 2	-201
TLV2352Y 2	-201
TLV2354I	-213
TI\/2364V	212



1-4

voltage regulator

T_A = 25°C

DESCRIPTION	OUTPUT VOLTAGE (V)	OUTPUT CURRENT RATING	OUTPUT VOLTAGE TOLERANCE (±%)	TYPE	PACKAGE	PAGE NO.
Low-Dropout, 3.3 V Fixed	3.3	500 mA	1	TLV2217-33	KC, N, PW	2–3

operational amplifiers

V_{DD} = 3 V, T_A = 25°C

DESCRIPTION	SUPPLY VOLTAGE (V)		VIO (mV)	I _{IB} (pA)	AVD (V/mV)	B ₁ (kHz)	SR (V/μs)	TYPE	PACKAGES	PAGE NO.
	MIN	MAX	MAX	TYP	MIN	TYP	TYP			
Dual, Low-Power	2	8	9	0.6	50	27	0.03	TLV23221	D, P, PW	2-7
Quad, Low-Power	2	8	10	0.6	50	27	0.03	TLV23241	D, N, PW	2-31
Dual, Medium-Power	2	8	9	0.6	25	300	0.43	TLV23321	D, P, PW	2-55
Quad, Medium-Power	2	8	10	0.6	25	300	0.43	TLV23341	D, N, PW	2-79
Single, Programmable High-Bias Mode Medium-Bias Mode Low-Bias Mode	2 2 2	8 8 8	8 8 8	0.6 0.6 0.6	3 25 50	790 300 27	2.1 0.43 0.03	TLV23411	ົນ, P, PW	2–103
Dual, High-Speed	2	8	9	0.6	3	790	2.1	TLV23421	D, P, PW	2-153
Quad, High-Speed	2	8	10	0.6	3	790	2.1	TLV23441	D, N, PW	2-177

comparators

V_{DD} = 3 V, T_A = 25°C

	SUPPLY	VOLTAGE	l	T	Ī	RESPONSE			
DESCRIPTION	MIN (V)	MAX (V)	VIO MAX (mV)	I _{IB} TYP (pA)	IOL MIN (mA)	TIME TYP (ns)	TYPE	PACKAGES	PAGE NO.
Dual, Differential	2	8	5	5	6	200	TLV2352	D, P, PW	2-201
Quad, Differential	2	8	5	5	6	200	TLV2354	D, N, PW	2-213



Oata Sheets	2
-------------	---

- Fixed 3.3-V Output
- ± 1% Maximum Output Voltage Tolerance at T_J = 25°C
- 500-mV Maximum Dropout Voltage at 500 mA
- 500-mA Output Current
- ±2% Absolute Output Voltage Variation
- Internal Overcurrent Limiting
- Internal Thermal Overload Protection
- Internal Overvoltage Protection


description

The TLV2217-33 is a low-dropout 3.3-V fixed voltage regulator. The regulator is capable of sourcing 500 mA of current with an input-output differential of 0.5 V or less. The TLV2217-33 provides internal overcurrent limiting, thermal overload protection, and overvoltage protection.

The 0.5-V dropout for the TLV2217-33 makes it ideal for battery applications in 3.3-V logic systems. For example, battery input voltage to the regulator may drop as low as 3.8 V, and the TLV2217-33 will continue to regulate the system. For higher voltage systems, the TLV2217-33 may be operated with a continuous input voltage of 12 V.


The TLV2217-33N and TLV2217-33KC cannot be harmed by temporary mirror image insertion. This regulator is characterized for operation from 0°C to 125°C virtual junction temperature.

N PACKAGE (TOP VIEW)




NC - No internal connection

PW PACKAGE (TOP VIEW)




HEAT SINK – These pins have an internal resistive connection to ground and should be grounded

KC PACKAGE (TOP VIEW)



typical application schematic



AVAILABLE OPTIONS

	PACKAGE						
TJ	PLASTIC POWER (KC)	PLASTIC DIP (N)	SURFACE MOUNT (PW)†				
0°C to 125°C	TLV2217-33KC	TLV2217-33N	TLV2217-33PWLE				

[†]The PW package is only available left-end taped and reeled.



SLVS067-D4020, MARCH 1992

absolute maximum ratings over operating virtual junction temperature range (unless otherwise noted)

Continuous input voltage	. 16 V
Continuous total dissipation (see Note 1)	Table
Operating virtual junction temperature range55°C to	150°C
Storage temperature range	150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

NOTE 1: Refer to Figures 1 and 2 to avoid exceeding the design maximum virtual junction temperature; these ratings should not be exceeded.

Due to variation in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

DISSIPATION RATING TABLE

PACKAGE	POWER RATING	T ≤ 25°C	DERATING FACTOR	T = 70°C	T = 85°C	T = 125°C
PACKAGE	AT	POWER RATING	ABOVE T = 25°C	POWER RATING	POWER RATING	POWER RATING
KC	TA	2000 mW	16 mW/°C	1280 mW	1040 mW	400 mW
KC.	⊤ _C †	20000 mW	182 mW/°C	14540 mW	11810 mW	4645 mW
N	TA	2250 mW	18 mW/°C	1440 mW	1170 mW	450 mW
14	TC	11850 mW	94.8 mW/°C	7584 mW	6162 mW	2370 mW
PW	TA	950 mW	7.6 mW/°C	608 mW	494 mW	190 mW
PVV	T_C	4625 mW	37 mW/°C	2960 mW	2405 mW	925 mW

[†]Derate above 40°C

DISSIPATION DERATING CURVE




Figure 1

DISSIPATION DERATING CURVE vs




Figure 2

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V _I	3.80	12.0	V
Output current, IO	0	500	mA
Operating virtual junction temperature range, T _J	0	125	°C




PARAMETER	TEST CONDITIONS†		MIN	TYP	MAX	UNIT
Output voltage	$I_O = 20 \text{ mA to } 500 \text{ mA},$	T _J = 25 ° C	3.267	3.30	3.333	1.7
Output voltage	$V_1 = 3.8 \text{ V to } 5.5 \text{ V}$	$T_J = 0.0$ to 125.00	3.234		3.366	V
Input regulation	V _I = 3.8 V to 5.5 V			5	15	mV
Ripple rejection	f = 120 Hz, Vripple = 1 Vpp			-62		dB
Output regulation	$I_{O} = 20 \text{ mA to } 500 \text{ mA}$			5	30	mV
Output noise voltage	f = 10 Hz to 100 kHz			500		μV
December 1	I _O = 250 mA	I _O = 250 mA IO = 500 mA			400	
Dropout voltage	IO = 500 mA				500	mV
Bias current	10 = 0			2	5	
	I _O = 500 mA			19	49	mA

[†] Pulse-testing techniques are used to maintain the virtual junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0-1-μF capacitor across the input and a 22-μF tantalum capacitor with equivalent series resistance of 1.5 Ω on the output

COMPENSATION CAPACITOR SELECTION INFORMATION

The TLV2217-33 is a low-dropout regulator. This means that the capacitance loading is important to the performance of the regulator because it is a vital part of the control loop. The capacitor value and the equivalent series resistance (ESR) both affect the control loop and must be defined for the load range and the temperature range. Figures 3 and 4 can be used to establish the capacitance value and ESR range for best regulator performance.






- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_Δ = -40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range
 Extends Below the Negative Rail and up to
 V_{DD} 1 V at T_A = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity


description

The TLV2322 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage single-supply applications. This amplifier is especially well suited to ultra-low power systems that require devices to consume the absolute minimum of supply currents. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input-voltage range includes the negative rail and extends to within 1 V of the positive rail.

These amplifiers are specifically targeted for use in very low-power, portable, battery-driven applications with the maximum supply current per operational amplifier is specified at only $27 \,\mu\text{A}$ over its full temperature range of -40°C to 85°C .

Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon gate LinCMOS™ technology. The LinCMOS process also features extremely high







PW PACKAGE

AVAILABLE OPTIONS

	V		PACKAGE		CLUD
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	CHIP FORM (Y)
- 40°C to 85°C	9 mV	TLV2322ID	TLV2322IP	TLV2322IPW	TLV2322Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2322IDR). The PW package is only available left-end taped and reeled (e.g., TLV2322IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated



description (continued)


input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2322 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2322 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2322Y chip information

These chips, properly assembled, display characteristics similar to the TLV2322I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

COMPONENT CO	TAUC
Transistors	54
Diodes	4
Resistors	14
Capacitors	2

†Includes both amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	8 V
Differential input voltage (see Note 2)	± V _{DD}
Input voltage range, V _I (any input)	– 0.3 V to V _{DD}
Input current, I	± 5 mA
Output current, I _O Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	± 30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	Unlimited
Continuous total dissipation	ation Rating Table
Operating free-air temperature range, T _A	
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds; D. P. or PW package	260°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV2322I, TLV2322Y LinCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109-D4033, MAY 1992

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	V
Common-mode input voltage, V _{IC}	V _{DD} = 3 V	- 0.2	1.8	
	V _{DD} = 5 V	- 0.2	3.8	V
Operating free-air temperature, TA		- 40	85	°C



TLV23221 LinCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109-D4033, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

	DADAMETED	TEST SOMBITIONS	+ +	٧	DD = 3	٧	V	DD = 5	٧	UNIT
PARAMETER		TEST CONDITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNII
.,		$V_O = 1 V$, $V_{IC} = 1 V$,	25°C		1.1	9		1.1	9	mV
V _{IO}	Input offset voltage	$R_S = 50 \Omega$, $R_L = 1 M\Omega$	Full range			11			11	1110
ανιο	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.1		μV/°C
I _{IO}	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.1 22	1000		0.1 24	1000	рΑ
I _{IB}	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6 175	2000		0.6 200	2000	рA
	Common-mode input		25°C	- 0.2 to 2	- 0.3 to 2.3		0.2 to	- 0.3 to 4.2		v
VICR	voltage range (see Note 5)		Full range	- 0.2 to 1.8			- 0.2 to 3.8			v
V _{OH}	High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV,	25°C Full range	1.75	1.9		3.2	3.8		V
v _{ol.}	Low-level output voltage	$I_{OL} = -1 \text{ mA}$ $V_{IC} = 1 \text{ V},$ $V_{ID} = -100 \text{ mV},$	25°C	1.7	115	150		95	150	mV
·OL	zon totol ochot totage	I _{OL} = 1 mA	Full range			190			190	
A _{VD}	Large-signal differential	$V_{IC} = 1 V$, $R_{I} = 1 M\Omega$,	25°C	50	400		50	520		V/mV
VU	voltage amplification	See Note 6	Full range	50			50			
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICB}min$,	25°C	65	88		65	94		dB
CWINN	Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	60			60			
ksvr.	Supply-voltage rejection ratio	V _{DD} = 3 V to 5 V, V _{IC} = 1 V, V _O = 1 V,	25°C	70	86		70	86		dB
	(ΔV _{DD} / ΔV _{IO})	$R_S = 50 \Omega$ $V_O = 1 V_o$	Full range 25°C	65	12	34	65	20	34	
IDD	Supply current	V _{IC} = 1 V, No load	Full range		12	54 54			54	μА

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{OPP} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2322 LinCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109-D4033, MAY 1992

operating characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 3 V

	PARAMETER	TEST CON	DITIONS	TA	MIN TYP MAX	UNIT
SR	Slew rate at unity gain $ \begin{vmatrix} V_{ C} = 1 \ V, \\ R_{L} = 1 \ M\Omega, \\ C_{L} = 20 \ pF, \\ See \ Figure \ 30 \end{vmatrix} $	D. = 1 MO		25°C	0.02	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
SH		Albb - 1 A	85°C	0.02	V/μs	
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31		25°C	68	nV/√Hz
	A. C. L. C.	VO = VOH, C1 = 2	20 pF,	25°C	2.5	
ВОМ	Maximum output swing bandwidth	$R_L = 1 M\Omega$, See Figure 30		85°C	2	kHz
	Heiter agin benedicted the	V _i = 10 mV, C _i = 2	20 pF,	25°C	27	.,,
B ₁	Unity-gain bandwidth	$R_L = 1 M\Omega$, See F	igure 32	85°C	21	kHz
		V _i = 10 mV, f = B ₁	,	-40°C	39°	
ϕ_{m}	Phase margin	$C_{l} = 20 \text{ pF}, R_{l} = 1 \text{ M}\Omega,$		25°C	34°	
		See Figure 32		85°C	28°	

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 5 V

PARAMETER TES			DITIONS	TA	MIN TYP	MAX	UNIT
				25°C	0.03		
SR	Slew rate at unity gain	$V_{IC} = 1 V$, $R_{I} = 1 M\Omega$,	V _{IPP} = 1 V	85°C	0.03		
Sh	Siew rate at utility gain	C _L = 20 pF,		25°C	0.03		V/μs
		See Figure 30	V _{IPP} = 2.5 V	85°C	0.02		
Vn	Equivalent input noise voltage	f = 1 kHz, R _S = See Figure 31	25°C	68		nV/√Hz	
Boss	Maximum output swing bandwidth	$V_{O} = V_{OH}$, $C_{I} = 20 pF$,		25°C	5		
Вом	waximum output swing bandwidth	$R_L = 1 M\Omega$, See F	igure 30	85°C	4		kHz
B ₁	Unity-gain bandwidth	V _i = 10 mV, C ₁ = 3	$V_i = 10 \text{ mV}, C_1 = 20 \text{ pF},$		85		
01	Only-gain bandwidin	$R_L = 1 M\Omega$, See Figure 32	igure 32	85°C	55		kHz
		$V_i = 10 \text{ mV}, f = B_1$,	-40°C	38°		
ϕ_{m}	Phase margin	CL = 20 pF, RL =	1 MΩ,	25°C	34°		
		See Figure 32		85°C	28°		



LINCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109-D4033, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	\	$I_{DD} = 3$	V	\	_{DD} = 5	٧	UNIT
PANAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 1 \text{ M}\Omega$		1,1	9		1.1	9	mV
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
lв	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pΑ
	Common-mode input		- 0.2	- 0.3		- 0.2	- 0.3		
VICR	voltage range (see Note 5)		to	to		to	to		V
			2	2.3		4	4.2		
V _{OH}	High-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$	1.75	1.9		3.2	3.8		v
V _{OL}	Low-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$		115	150		95	150	mV
A _{VD}	Large-signal differential voltage amplification	V_{IC} = 1 V, R_L = 1 M Ω , See Note 6	50	400		50	520		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$	65	88		65	94		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{QO})$	$V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$	70	86		70	86		dB
IDD	Supply current	V _O = 1 V, V _{IC} = 1 V, No load		12	34		20	34	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV23221 LinCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109-D4033, MAY 1992

TYPICAL CHARACTERISTICS

table of graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	1, 2
ανιο	Input offset voltage temperature coefficient	Distribution	3, 4
VOH	High-level output voltage	vs Output current	5
		vs Supply voltage	6
		vs Temperature	7
V _{OL}	Low-level output voltage	vs Common-mode input voltage	8
		vs Temperature	9, 11
		vs Differential input voltage	10
		vs Low-level output current	12
A _{VD}	Differential voltage amplification	vs Supply voltage	13
		vs Temperature	14
I _{IB} /I _{IO}	Input bias and offset current	vs Temperature	15
V _{IC}	Common-mode input voltage	vs Supply voltage	16
lDD	Supply current	vs Supply voltage	17
		vs Temperature	18
SR	Slew rate	vs Supply voltage	19
		vs Temperature	20
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	21
B ₁	Gain-bandwidth product	vs Temperature	22
		vs Supply voltage	23
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	24, 25
φm	Phase margin	vs Supply voltage	26
		vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29



TYPICAL CHARACTERISTICS




Figure 1




Figure 3

DISTRIBUTION OF TLV2322 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2322 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT






Figure 4

TYPICAL CHARACTERISTICS









Figure 7



LOW-LEVEL OUTPUT VOLTAGE
vs
COMMON-MODE INPUT VOLTAGE





Figure 8





TYPICAL CHARACTERISTICS



125


LOW-LEVEL OUTPUT VOLTAGE **DIFFERENTIAL INPUT VOLTAGE** 800 $V_{DD} = 5 V$ Vol - Low-Level Output Voltage - mV 700 VIC = |VID / 2| IOL = 5 mA 600 TA = 25°C 500 400 300 200 100 0 0 -3 - 4 -5 - 6 V_{ID} - Differential Input Voltage - V Figure 10







SLOS109-DXXXX, MAY 1992

TYPICAL CHARACTERISTICS






INPUT BIAS CURRENT AND INPUT OFFSET CURRENT



COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT



NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS109-DXXXX, MAY 1992

TYPICAL CHARACTERISTICS





Figure 17



SUPPLY CURRENT




Figure 18

SLEW RATE





Figure 20



TYPICAL CHARACTERISTICS







Figure 21


Figure 22

UNITY-GAIN BANDWIDTH




TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT






TYPICAL CHARACTERISTICS



PHASE MARGIN






Figure 27

EQUIVALENT INPUT NOISE VOLTAGE




Figure 29



PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2322 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



2-23

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2322 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (P Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2322 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2322 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2322 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2322 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2322 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37, Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2322 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2322 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2322 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2322 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2322 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor RP acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2322 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics



TYPICAL APPLICATION DATA




Figure 41. Effect of Capacitive Loads in High-Bias Mode




Figure 42. Effect of Capacitive Loads in Medium-Bias Mode




Figure 43. Effect of Capacitive Loads in Low-Bias Mode

- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_A = -40°C to 85°C...2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to VDD - 1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . $10^{12} \Omega$ Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity


description

The TLV2324 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. This amplifier is especially well suited to ultra-low power systems that require devices to consume the absolute minimum of supply currents. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input-voltage range includes the negative rail and extends to within 1 V from the positive rail.


These amplifiers are specifically targeted for use in very low-power, portable, battery-driven applications with the maximum supply current per operational amplifier specified at only $27 \mu A$ over its full temperature range of $-40^{\circ}C$ to $85^{\circ}C$.

Low-voltage and low-power operation has been made possible by using the Texas Instruments


SUPPLY CURRENT vs



D OR N PACKAGE (TOP VIEW)



PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

	V		PACKAGE		CHIP
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)	FORM (Y)
- 40°C to 85°C	10 mV	TLV2324ID	TLV2324IN	TLV2324IPW	TLV2324Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2324IDR). The PW package is only available left-end taped and reeled (e.g., TLV2324IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated



description (continued)


silicon gate, LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making them ideal for interfacing to high-impedance sources such as in sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2324 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2324 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2324Y chip information

These chips, properly assembled, display characteristics similar to the TLV2324I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

COMPONENT	COUNT
Transistors	108
Diodes	8
Resistors	28
Capacitors	4

†Includes all amplifiers, ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	3 V
Differential input voltage (see Note 2)	ac
Input voltage range, V _I (any input) – 0.3 V to V _{DD}	OD
Input current, I ₁	nĀ
Output current, I _O ± 30 mA	nΑ
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	ed
Continuous total dissipation	ole
Operating free-air temperature range, T _A	°C
Storage temperature range – 65°C to 150°C	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package 260°C	°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	494 mW
N	1575 mW	12.6 mW/°C	819 mW
PW	700 mW	5.6 mW/°C	364 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	٧
Common mode input voltage Via	V _{DD} = 3 V	- 0.2	1.8	.,
Common-mode input voltage, V _{IC}	oltage, V _{IC} V _{DD} = 5 V	- 0.2	3.8	V
Operating free-air temperature, TA		- 40	85	°C



TLV23241 LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS TA	+ +	٧	DD = 3	V	V	DD = 5	V	UNIT
	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
.,		$V_O = 1 V$, $V_{IC} = 1 V$,	25°C		1.1	10		1.1	10	mV
V _{IO}	Input offset voltage	$R_S = 50 \Omega$, $R_L = 1 M\Omega$	Full range			12			12	""
ανιο	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.1		μV/°C
IIO	Input offset current (see Note 4)	$V_O = 1 V$, $V_{IC} = 1 V$	25°C 85°C		0.1	1000		0.1	1000	рA
I _{IB}	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6 175	2000		0.6	2000	рA
	Common-mode input		25°C	- 0.2 to 2	- 0.3 to 2.3		- 0.2 to 4	- 0.3 to 4.2		v
VICR	voltage range (see Note 5)		Full range	- 0.2 to 1.8			- 0.2 to 3.8			V
Vон	High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OI} = -1 mA	25°C Full range	1.75	1.9		3.2	3.8	\	V
V _{OL}	Low-level output voltage	V _{IC} = 1 V, V _{ID} = - 100 mV,	25°C		115	150		95	150	m∨
	Large-signal differential	I _{OL} = 1 mA V _{IC} = 1 V,	25°C	50	400		50	520	130	
AVD	voltage amplification	$R_L = 1 M\Omega$, See Note 6	Full range	50			50			V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICR}min$,	25°C	65	88		65	94		dB
		$R_S = 50 \Omega$ $V_{DD} = 3 \text{ V to 5 V},$	Full range	60			60			ļ
^k SVR	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ $R_{S} = 50 \Omega$	25°C Full range	70 65	86		70 65	86		dB
l _{DD}	Supply current	$V_{O} = 1 V,$ $V_{IC} = 1 V,$	25°C		24	68		39	68	μА
-טט	Supply current	No load	Full range			108			108	

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At V_{DD} = 5 V, V_{OPP} = 0.25 V to 2 V; at V_{DD} = 3 V, V_{O} = 0.5 V to 1.5 V.



2-35

TLV2324 LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

operating characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 3 V

	PARAMETER	TEST COND	ITIONS	TA	MIN TYP	MAX	UNIT
o 1	Slew rate at unity gain	$V_{ C} = 1 V$, $R_{ C} = 1 M\Omega$,	B. 1MO		0.02		
SR		C _L = 20 pF, See Figure 30	V _{IPP} = 1 V	85°C	0.02		V/μs
v _n	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 1$ See Figure 31	00 Ω,	25°C	68		nV/√Hz
	Maximum output swing bandwidth	$V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ M}\Omega$, See Figure 30		25°C	2.5		
ВОМ				85°C	2		kHz
П	Unity-gain bandwidth $V_i = R_L = R_L$	V _i = 10 mV, C _L = 2	0 pF,	25°C	27		
В ₁		$V_i = 10 \text{ mV}, C_L = 20 \text{ pF},$ $R_L = 1 \text{ M}\Omega, See Figure 32}$		85°C	21		kHz
		$V_i = 10 \text{ mV}, f = B_1,$		-40°C	39°		
ϕ_{m}	Phase margin	C _L = 20 pF, R _L = 1	ΜΩ,	25°C	34°		1
		See Figure 32		85°C	28°		

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 5 V

	PARAMETER	TEST COND	OITIONS	TA	MIN TYP	MAX	UNIT
			\\\ 1\\	25°C	0.03		
SR	Slew rate at unity gain	$V_{IC} = 1 V$, $R_{I} = 1 M\Omega$,	V _{IPP} = 1 V	85°C	0.03		1
Sh		C _L = 20 pF,		25°C	0.03		V/µs
		See Figure 30	V _{IPP} = 2.5 V	85°C	0.02		
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 1$ See Figure 31	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31		68		nV/√Hz
ВОМ	Maximum output swing bandwidth	$V_{O} = V_{OH}, C_{I} = 20 pF,$		25°C	5		
DOM		$R_L = 1 M\Omega$, See Fig.	gure 30	85°C	4		kHz
В1	Unity-gain bandwidth	V _i = 10 mV, C ₁ = 2	0 pF,	25°C	85		
51	Offity-gain bandwidth	$R_L = 1 M\Omega$, See Fi	gure 32	85°C	55		kHz
	Phase margin	$V_i = 10 \text{ mV}, f = B_1,$		-40°C	38°		
ϕ_{m}		$V_i = 10 \text{ mV}, f = B_1,$ $C_L = 20 \text{ pF}, R_L = 1$	MΩ,	25°C	34°		
		See Figure 32			28°		

TLV2324Y LINCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C$ (unless otherwise noted)

DADAMETED.		DADAMETER TEST CONDITIONS		V _{DD} = 3 V			V _{DD} = 5 V		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_{O} = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_{S} = 50 \Omega, R_{L} = 1 M\Omega$		1.1	10		1.1	10	mV
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
IB	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pΑ
	0		- 0.2	-0.3		- 0.2	- 0.3		
VICR	Common-mode input		to	to		to	to		V
	voltage range (see Note 5)		2	2.3		4	4.2		
V _{OH}	High-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$	1.75	1.9		3.2	3.8		V
V _{OL}	Low-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$		115	150		95	150	mV
A _{VD}	Large-signal differential voltage amplification	$V_{IC} = 1 \text{ V}, R_L = 1 \text{ M}\Omega,$ See Note 6	50	400		50	520		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$	65	88		65	94		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{O})$	$V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, } R_{S} = 50 \Omega$	70	86		70	86		dB
lDD	Supply current	V _O = 1 V, V _{IC} = 1 V, No load		24	68		39	68	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5$ V, $V_O = 0.25$ V to 2 V; at $V_{DD} = 3$ V, $V_O = 0.5$ V to 1.5 V.



TLV2324I LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

TYPICAL CHARACTERISTICS

table of graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	1, 2
ανιο	Input offset voltage temperature coefficient	Distribution	3, 4
1.0		vs Output current	5
V_{OH}	High-level output voltage	vs Supply voltage	6
		vs Temperature	7
		vs Common-mode input voltage	8
	Low-level output voltage	vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
		vs Low-level output current	12
A	Differential valtere emplification	vs Supply voltage	13
A_{VD}	Differential voltage amplification	vs Temperature	14
I _{IB} /I _{IO}	Input bias and offset current	vs Temperature	15
V _{IC}	Common-mode input voltage	vs Supply voltage	16
	Supply current	vs Supply voltage	17
₁ DD	Supply current	vs Temperature	18
SR	Slew rate	vs Supply voltage	19
SH	Siew rate	vs Temperature	20
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	21
D	Gain-bandwidth product	vs Temperature	22
B ₁	Gain-barlowidin product	vs Supply voltage	23
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	24, 25
		vs Supply voltage	26
φm	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29



TYPICAL CHARACTERISTICS




Figure 1




Figure 3

DISTRIBUTION OF TLV2324 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2324 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT






Figure 4



TYPICAL CHARACTERISTICS



- 8








Figure 7

HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL CHARACTERISTICS



. .ga.o o




Figure 11




Figure 10




Figure 12



LARGE-SIGNAL

SLOS111-D4034, MAY 1992

TYPICAL CHARACTERISTICS

DIFFERENTIAL VOLTAGE AMPLIFICATION SUPPLY VOLTAGE 2000 AVD - Differential Voltage Amplification - V/mV $R_L = 1 M\dot{\Omega}$ 1800 1600 1400 1200 $T_A = -40^{\circ}C$ 1000 800 600 $T_A = 25$ °C 400 200 $T_A = 85^{\circ}C$ 0 0 6 V_{DD} - Supply Voltage - V

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION






Figure 14

INPUT BIAS CURRENT AND INPUT OFFSET CURRENT

Figure 13



COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT



NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SUPPLY CURRENT

SLOS111-D4034, MAY 1992

TYPICAL CHARACTERISTICS




Figure 17




Figure 19






Figure 18



TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS



UNITY-GAIN BANDWIDTH FREE-AIR TEMPERATURE 140 $V_i = 10 \, \text{mV}$ $R_L = 1 M\Omega$ 125 B₁ - Unity-Gain Bandwidth - kHz C_L = 20 pF 110 95 V_{DD} = 5 V 80 65 50 $V_{DD} = 3 V$ 35

Figure 21

Figure 22

TA - Free-Air Temperature - °C

50

75

100 125

0 25

UNITY-GAIN BANDWIDTH


20

-75 -50 -25


SUPPLY VOLTAGE 120 $V_i = 10 \text{ mV}$ 110 $R_L = 1 M\Omega$ - Unity-Gain Bandwidth - MHz CL = 20 pF 100 TA = 25°C 90 80 70 60 50 40 30 20 V_{DD} - Supply Voltage - V

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT






TYPICAL CHARACTERISTICS







FREQUENCY 200 VDD = 3 V, 5 V RS = 100 Ω TA = 25°C 100 100 100 75 25

Figure 29

f - Frequency - Hz

100

1000

INSTRUMENTS

0

1

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2324 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2324 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2324 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to V_{DD}/2, while consuming very little power, and is suitable for supply voltages of greater than 4 V.

The TLV2324 works well in conjunction with




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2324 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_{\Delta} = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2324 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2324 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2324 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2324 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2324 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2324 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2324 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2324 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for OutputCharacteristics



TYPICAL APPLICATION DATA




Figure 41. Effect of Capacitive Loads in High-Bias Mode




Figure 42. Effect of Capacitive Loads in Medium-Bias Mode




Figure 43. Effect of Capacitive Loads in Low-Bias Mode



SLOS112-D4035, MAY 1992


- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_Δ = -40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} - 1 V at T_A = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . $10^{12} \Omega$ Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV2332 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike the TLV2322 which is optimized for ultra-low power, the TLV2332 is designed to provide a combintion of low power and good ac performance. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The commonmode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Having a maximum supply current of only 310 μA per amplifier over full termperature range, the

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



D OR P PACKAGE	PW PACKAGE			
(TOP VIEW)	(TOP VIEW)			
10UT [1	8 5 HHH O			

TLV2332 devices offer a combination of good ac performance and microampere supply currents. From a 3-V power supply, the amplifiers typical slew rate is 0.38 V/µs and its bandwidth is 300 kHz. These amplifiers offer a level of ac performance greater than that of many other devices operating at comparable power levels. The TLV2332 operational amplifiers are especially well suited for use in low current or battery-powered applications.

Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon gate LinCMOSTM technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

AVAILABLE OPTIONS

	V m ov		PACKAGE		OUID
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	TLINE DIP		CHIP FORM (Y)
– 40°C to 85°C	9 mV	TLV2332ID	TLV2332IP	TLV2332IPW	TLV2332Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2332IDR). The PW package is only available left-end taped and reeled (e.g., TLV2332IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated



SLOS112-D4035, MAY 1992


description (continued)

To facilitate the design of small portable equipment, the TLV2332 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2332 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2332Y chip information

These chips, properly assembled, display characteristics similar to the TLV2332I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






SLOS112-D4035, MAY 1992

equivalent schematic (each amplifier)

COMPONENT COUNTY			
Transistors	54		
Diodes	4		
Resistors	14		
Capacitors	2		

[†]Includes both amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V _{DD} (see Note 1)
Differential input voltage (see Note 2) ± V _{DD}
Input voltage range, V _I (any input)
Input current, I ₁ ± 5 mA
Output current, IO ± 30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)
Continuous total dissipation See Dissipation Rating Table
Operating free-air temperature range, T _A
Storage temperature range – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW package 260°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV23321, TLV2332Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	٧
Common-mode input voltage Vic	V _{DD} = 3 V	-0.2	1.8	
	V _{DD} = 5 V	-0.2	3.8	V
Operating free-air temperature, TA		- 40	85	°C



electrical characteristics at specified free-air temperature (unless otherwise noted)

	DAGAMETER	TEGT COMPUTIONS		V	'DD = 3	٧	V	DD = 5	٧	
	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
W	 	V _O = 1 V, V _{IC} = 1 V,	25°C		0.6	9		1,1	9	
V _{IO}	Input offset voltage	$R_S = 50 \Omega$, $R_L = 100 k\Omega$	Full range			11			11	mV
ανιο	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.7		μV/°C
10	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.1	1000		0.1	1000	рA
IB	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6	2000		0.6	2000	pА
	Common-mode input		25°C	- 0.2 to	- 0.3 to 2.3	2000	- 0.2 to	- 0.3 to 4.2	2000	v
VICR	voltage range (see Note 5)		Full range	- 0.2 to			- 0.2 to 3.8			v
VOH	High-level output voltage	$V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$	25°C Full range	1.75	1.9		3.2	3.9		V
V _{OL}	Low-level output voltage	$V_{ C} = 1 \text{ V},$ $V_{ D} = -100 \text{ mV},$ $I_{ C} = 1 \text{ mA}$	25°C Full range		115	150 190		95	150	mV
A _{VD}	Large-signal differential	$V_{IC} = 1 \text{ V},$ $R_{I} = 100 \text{ k}\Omega,$	25°C	25	83		25	170		V/mV
~VD	voltage amplification	See Note 6	Full range	15			15			V/IIIV
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICR}$ min,	25°C	65	92		65	91		dB
		$R_S = 50 \Omega$	Full range	60			60			
^k SVR	Supply-voltage rejection ratio (ΔV_{DD} / ΔV_{IO})	$V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ $R_{S} = 50 \Omega$	25°C Full range	70 65	94		70 65	94		dB
l	Supply support	V _O = 1 V, V _{IC} = 1 V,	25°C		160	500		210	560	
IDD	Supply current	No load	Full range			620			800	μΑ

†Full range is – 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV23321 LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992

operating characteristics at specified free-air temperature, V_{DD} = 3 V

	PARAMETER	TEST CONE	DITIONS	TA	MIN TYP	MAX	UNIT
0.0	Slew rate at unity gain	$V_{IC} = 1 V$, $R_L = 100 \text{ k}\Omega$, $V_{IPP} = 1 \text{ V}$		25°C	0.38		\//\/
SR		C _L ≈ 20 pF, See Figure 30	Albb = (A	85°C	0.29		V/μs
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31		25°C	32		nV/√Hz
_	BOM Maximum output swing bandwidth	$V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega$, See Figure 30		25°C	34		
ВОМ				85°C	32		kHz
_		V _i = 10 mV, C ₁ = 2	20 pF,	25°C	300		
B ₁	Unity-gain bandwidth	R _L = 100 kΩ, See Figure 32		85°C 235	kHz	kHz	
		$V_i = 10 \text{ mV}, f = B_1,$		-40°C	42°		
φm	$\phi_{\rm m}$ Phase margin $C_{\rm L} = 20 \rm pF, R_{\rm L}$		00 kΩ,	25°C	39°		
		See Figure 32		85°C	36°		

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	PARAMETER	TEST CON	DITIONS	TA	MIN TYP	MAX	UNIT
				25°C	0.43		
0.0	Slew rate at unity gain RL CL	$V_{IC} = 1 V$, $R_L = 100 k\Omega$,	V _{IPP} = 1 V	85°C	0.35		
SR		C _L = 20 pF,	V _{IPP} = 2.5 V	25°C	0.40		V/μs
		See Figure 30		85°C	0.32		
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31		25°C	32		nV/√Hz
D	Maximum output swing bandwidth	VO = VOH, CL =	20 pF,	25°C	55		
ВОМ	Maximum output swing bandwidth	R_L = 100 kΩ, See Figure 30		85°C	45		kHz
_	Hair, and hand didd	V _i = 10 mV, C _L =	20 pF.	25°C	525		
B ₁	Unity-gain bandwidth	R _L = 100 kΩ, See		85°C	370		kHz
		V _i = 10 mV, f = B ₁	1.	-40°C	43°		
φm	Phase margin	CL = 20 pF, RL =		25°C	40°		
		See Figure 32		85°C	38°		



TLV2332Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER **DUAL OPERATIONAL AMPLIFIERS**

SLOS112-D4035, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25$ °C (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	\	/ _{DD} = 3	٧	١ ١	_{DD} = 5	٧	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
V _{IO}	Input offset voltage	$V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 100 \text{ k}\Omega$		0.6	9		1.1	9	mV
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
lв	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pΑ
	Common-mode input		- 0.2	- 0.3		- 0.2	- 0.3		
VICR	voltage range (see Note 5)		to	to		to	to		V
	Voltage range (see Note 5)		2	2.3		4	4.2		
V _{OH}	High-level output voltage	$V_{IC} = 1 \text{ V, } V_{ID} = 100 \text{ mV,}$ $I_{OL} = -1 \text{ mA}$	1.75	1.9		3.2	3.9		٧
V _{OL}	Low-level output voltage	$V_{ C} = 1 \text{ V, } V_{ D} = -100 \text{ mV,}$ $I_{ C} = 1 \text{ mA}$		115	150		95	150	mV
A _{VD}	Large-signal differential voltage amplification	V_{IC} = 1 V, R_L = 100 k Ω , See Note 6	25	83		25	170		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$	65	92		65	91		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	$V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, } R_{S} = 50 \Omega$	70	94		70	94		dB
DD	Supply current	V _O = 1 V, V _{IC} = 1 V, No load		160	500		210	560	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5$ V, $V_O = 0.25$ V to 2 V; at $V_{DD} = 3$ V, $V_O = 0.5$ V to 1.5 V.

TLV23321 LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992


TYPICAL CHARACTERISTICS

table of graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	1, 2
ανιο	Input offset voltage temperature coefficient	Distribution	3, 4
		vs Output current	5
V_{OH}	High-level output voltage	vs Supply voltage	6
		vs Temperature	7
		vs Common-mode input voltage	8
V	Low-level output voltage	vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
		vs Low-level output current	12
۸	Differential voltage amplification	vs Supply voltage	13
A _{VD}	Dinerential voltage amplification	vs Temperature	14
I _{IB} /I _{IO}	Input bias and offset current	vs Temperature	15
V _{IC}	Common-mode input voltage	vs Supply voltage	16
lan.	Supply current	vs Supply voltage	17
IDD	Supply current	vs Temperature	18
SR	Slew rate	vs Supply voltage	19
3h	Siew rate	vs Temperature	20
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	21
B ₁	Gain-bandwidth product	vs Temperature	22
D1	Gain-bandwidth product	vs Supply voltage	23
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	24, 25
		vs Supply voltage	26
φm	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29



TYPICAL CHARACTERISTICS



DISTRIBUTION OF TLV2332




Figure 3






Figure 2

DISTRIBUTION OF TLV2332 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT







Figure 4

TYPICAL CHARACTERISTICS










Figure 7 Figure 8

TYPICAL CHARACTERISTICS




Figure 9

LOW-LEVEL OUTPUT VOLTAGE **DIFFERENTIAL INPUT VOLTAGE** 800 $V_{DD} = 5 V$ V OL - Low-Level Output Voltage - mV 700 $V_{IC} = |V_{ID}/2|$ IOL = 5 mA 600 TA = 25°C 500 400 300 200 100 0 0 -3 - 4 -5 - 6 -7 - 8 V_{ID} - Differential Input Voltage - V

Figure 10




Figure 11






Figure 12

TYPICAL CHARACTERISTICS



INPUT BIAS CURRENT AND INPUT



LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs





Figure 14


COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT VS




NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



TYPICAL CHARACTERISTICS










Figure 19



TYPICAL CHARACTERISTICS






Figure 21

Figure 22

UNITY-GAIN BANDWIDTH




Figure 23

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 24

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 25

TYPICAL CHARACTERISTICS






Figure 28

CL - Load Capacitance - pF





Figure 27

EQUIVALENT INPUT NOISE VOLTAGE



TEXAS INSTRUMENTS

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2332 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



2-71

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2332 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (P Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2332 will perform well using dual-power supplies (also called balanced or split supplies), the

design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2332 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2332 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD}-1\ V$ at $T_{A}=25\ C$ and at $V_{DD}-1.2\ V$ at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2332 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2332 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2332 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

Figure 38. Compensation for Input Capacitance

electrostatic discharge protection

The TLV2332 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2332 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2332 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2332 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2332 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics



TYPICAL APPLICATION DATA




Figure 41. Effect of Capacitive Loads in High-Bias Mode




Figure 42. Effect of Capacitive Loads in Medium-Bias Mode




Figure 43. Effect of Capacitive Loads in Low-Bias Mode


- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_A = -40°C to 85°C...2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to VDD - 1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description


The TLV2344 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike the TLV2324 which is optimized for ultra-low power, the TLV2334 is designed to provide a combination of low power and good ac performance. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V supplies over a temperature range of – 40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Having a maximum supply current of only 300 μA per amplifier over the full temperature range, the TLV2334 devices offer a combination of good ac performance and microampere supply currents. From a 3-V power supply, the amplifiers typical slew rate is 0.38 V/ μs , and its bandwidth is 300 kHz. These amplifiers offer a level of ac performance greater than that of many other devices operating at comparable power levels.


LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



D OR N PACKAGE (TOP VIEW)



PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

	V may		PACKAGE		OLUB
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)	CHIP FORM (Y)
- 40°C to 85°C	10 mV	TLV2334ID	TLV2334IN	TLV2334IPW	TLV2334Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2334IDR). The PW package is only available left-end taped and reeled (e.g., TLV2334IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.



description (continued)

The TLV2334 operational amplifiers are especially well suited for use in low-current or battery-powered applications.


Low-voltage and low-power operation has been made possible by using Texas Instruments silicon gate LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents making them ideal for interfacing to high-impedance sources such as in sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2334 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2334 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2334Y chip information

These chips, properly assembled, display characteristics similar to the TLV2334I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

COMPONENT	COUNT
Transistors	108
Diodes	8
Resistors	28
Capacitors	4

†Includes all amplifiers, ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)
Differential input voltage (see Note 2)
Input voltage range, V _I (any input)
Input current, I ₁ ± 5 mA
Output current, I_{\bigcirc} ± 30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)
Continuous total dissipation See Dissipation Rating Table
Operating free-air temperature range, T _A
Storage temperature range – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package 260°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV2334I, TLV2334Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113-D4036, MAY 1992

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	494 mW
N	1575 mW	12.6 mW/°C	819 mW
PW	700 mW	5.6 mW/°C	364 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	٧
	V _{DD} = 3 V	- 0.2	1.8	
Common-mode input voltage, V _{IC}	V _{DD} = 5 V	- 0.2	3.8	V
Operating free-air temperature, TA		- 40	85	°C



TLV2334I LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113-D4036, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TAT	V	'DD = 3	٧	V	DD = 5	٧	UNIT
	FANAMETEN	TEST CONDITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Via	Input offset voltage	$V_O = 1 V$, $V_{IC} = 1 V$,	25°C		0.6	10		1.1	10	mV
VIO		$R_S = 50 \Omega$, $R_L = 100 k\Omega$	Full range			12			12	111.0
ανιο	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.7		μV/°C
110	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.1 22	1000		0.1 24	1000	рA
I _{IB}	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6	2000		0.6	2000	рА
V	Common-mode input		25°C	- 0.2 to	- 0.3 to 2.3	2000	- 0.2 to 4	- 0.3 to 4.2	2000	V
VICR	voltage range (see Note 5)		Full range	- 0.2 to 1.8			- 0.2 to 3.8			v
VOH	High-level output voltage	$V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$	25°C Full range	1.75 1.7	1.9		3.2	3.9		V
VOL	Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV,	25°C		115	150		95	150	mV
		$I_{OL} = 1 \text{ mA}$ $V_{IC} = 1 \text{ V},$	Full range 25°C	25	83	190	25	170	190	
A_{VD}	Large-signal differential voltage amplification	R_L = 100 kΩ, See Note 6	Full range	15			15	170		V/mV
CMDD	Comment and a rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICR}$ min,	25°C	65	92		65	91		, n
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	60			60			dB
ksvr	Supply-voltage rejection ratio	$V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$	25°C	70	94		70	94		dB
	(ΔV _{DD} / ΔV _{IO})	$R_S = 50 \Omega$ $V_O = 1 V$	Full range	65			65			
I _{DD}	Supply current	V _{IC} = 1 V,	25°C		320	1000		420	1120	μА
		No load Full ra	Full range	L		1200			1600	L

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

- 5. This range also applies to each input individually.
- 6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV23341 LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113-D4036, MAY 1992

operating characteristics at specified free-air temperature, V_{DD} = 3 V

	PARAMETER	TEST COND	ITIONS	TA	MIN TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_{IC} = 1 V$, $R_L = 100 \text{ k}\Omega$, $V_{IPP} = 1 \text{ V}$		25°C	0.38		
SH		C _L = 20 pF, See Figure 30	F, " '	85°C	0.29		V/µs
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31		25°C	32		nV/√Hz
	B _{OM} Maximum output swing bandwidth	$V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega$, See Figure 30		25°C	34		
BOW				85°C	32		kHz
		$V_i = 10 \text{ mV}, C_1 = 20$	DρF,	25°C	300		
B ₁	Unity-gain bandwidth	R _L = 100 kΩ, See Figure 32		85°C	235		kHz
		$V_i = 10 \text{ mV}, f = B_1,$		-40°C	42°		
φm	Phase margin	C _L = 20 pF, R _L = 1	00 kΩ,	25°C	39°	************	
		See Figure 32		85°C	36°		

operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST CON	SNOITIC	TA	MIN TYP	MAX	UNIT
SR	Slew rate at unity gain			25°C	0.43		V/μs
		$V_{IC} = 1 V$, $R_{I} = 100 k\Omega$,	V _{IPP} = 1 V	85°C	0.35		
		C _L = 20 pF,	V _{IPP} = 2.5 V	25°C	0.40		
		See Figure 30		85°C	0.32		
Vn	Equivalent input noise voltage	f = 1 kHz, $R_S = 100 \Omega$, See Figure 31		25°C	32		nV/√Hz
0	Maximum output swing bandwidth	VO = VOH, C1 = 2	$V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega$, See Figure 30		55		kHz
ВОМ		R_L = 100 kΩ, See F			45		
B ₁	Unity-gain bandwidth	V _i = 10 mV, C ₁ = 3	V _i = 10 mV, C _L = 20 pF,		525		kHz
		R_L = 100 kΩ, See Figure 32		85°C	370		
<i>∲</i> m	Phase margin	$V_i = 10 \text{ mV}, f = B_1$	$V_i = 10 \text{ mV}, f = B_1,$ $C_L = 20 \text{ pF}, R_L = 100 \text{ k}\Omega,$ See Figure 32		43°		
					40°		1
					38°		



TLV2334Y LINCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113-D4036, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{DD} = 3 V		V _{DD} = 5 V			UNIT	
	PANAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_O = 1 \text{ V}, V_{ C} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 100 \text{ k}\Omega$		0.6	10		1.1	10	mV
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
IB	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pΑ
V _{ICR}	Common-mode input voltage range (see Note 5)		- 0.2 to	- 0.3 to 2.3		- 0.2 to	- 0.3 to 4.2		v
VOH	High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA	1.75	1.9		3.2	3.9		v
V _{OL}	Low-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$		115	150		95	150	mV
A _{VD}	Large-signal differential voltage amplification	V_{IC} = 1 V, R_L = 100 k Ω , See Note 6	25	83		25	170		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICR}min$, $R_S = 50 \Omega$	65	92		65	91		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	$V_{DD} = 3 \text{ V to 5 V, V}_{ C} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$	70	94		70	94		dB
I _{DD}	Supply current	V _O = 1 V, V _{IC} = 1 V, No load		320	1000		420	1120	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At V_{DD} = 5 V, V_{O} = 0.25 V to 2 V; at V_{DD} = 3 V, V_{O} = 0.5 V to 1.5 V.



TLV2334I LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS


SLOS113-D4036, MAY 1992

table of graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	1, 2
ανιο	Input offset voltage temperature coefficient	Distribution	3, 4
	High-level output voltage	vs Output current	5
v_{OH}		vs Supply voltage	6
		vs Temperature	7
	Low-level output voltage	vs Common-mode input voltage	8
V		vs Temperature	9, 11
VOL		vs Differential input voltage	10
		vs Low-level output current	12
Α	Differential valters emplification	vs Supply voltage	13
AVD	Differential voltage amplification	vs Temperature	14
I _{IB} /I _I O	Input bias and offset current	vs Temperature	15
V _{IC}	Common-mode input voltage	vs Supply voltage	16
	Curalization	vs Supply voltage	17
IDD	Supply current	vs Temperature	18
CD	Slew rate	vs Supply voltage	19
SR	Siew rate	vs Temperature	20
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	21
	Caia baadhuidh aradush	vs Temperature	22
B ₁	Gain-bandwidth product	vs Supply voltage	23
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	24, 25
		vs Supply voltage	26
φm	Phase margin	vs Temperature	27
*****		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29



TYPICAL CHARACTERISTICS



DISTRIBUTION OF TLV2334
INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT




Figure 3






Figure 2

DISTRIBUTION OF TLV2334 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT






Figure 4




TYPICAL CHARACTERISTICS





HIGH-LEVEL OUTPUT VOLTAGE vs



LOW-LEVEL OUTPUT VOLTAGE COMMON-MODE INPUT VOLTAGE 700 $V_{DD} = 5 V$ Vol - Low-Level Output Voltage - mV 650 $I_{OL} = 5 \text{ mA}$ TA = 25°C 600 550 500 $V_{ID} = -100 \text{ mV}$ 450 400 V_{ID} = -350 300 L V_{IC} - Common-Mode Input Voltage - V

Figure 7

Figure 8

TYPICAL CHARACTERISTICS




Figure 9 LOW-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE 900 $V_{DD} = 5 V$ 800 V_{IC} = 0.5 V - Low-Level Output Voltage - mV $V_{ID} = -1 V$ 700 IOL = 5 mA 600 500 400 300 200 VоL 100 0

T_A – Free-Air Temperature – °C Figure 11

-75

- 50 - 25

25

50

75

100 125






Figure 10






TYPICAL CHARACTERISTICS



INPUT BIAS CURRENT AND INPUT



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION





Figure 14


COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT





NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.




TYPICAL CHARACTERISTICS









TYPICAL CHARACTERISTICS

VS FREE-AIR TEMPERATURE

1000

900

V_i = 10 mV

R_L = 100 kΩ

C_L = 20 pF

V_{DD} = 5 V

V_{DD} = 3 V

UNITY-GAIN BANDWIDTH

Figure 21

Figure 22

25 50

TA - Free-Air Temperature - °C

75

100 125

- 25

UNITY-GAIN BANDWIDTH vs

200

-75 -50






Figure 23

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 24

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





TYPICAL CHARACTERISTICS




Figure 26





Figure 27



EQUIVALENT INPUT NOISE VOLTAGE




Figure 29

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2334I is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2334I operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2334I will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2334I works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2334I is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2334I very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2334I is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2334I results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2334I incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2334I inputs and output are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2334I is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 23341 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor. N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp. a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2334I are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for OutputCharacteristics

TYPICAL APPLICATION DATA




Figure 41. Effect of Capacitive Loads in High-Bias Mode




Figure 42. Effect of Capacitive Loads in Medium-Bias Mode





Figure 43. Effect of Capacitive Loads in Low-Bias Mode


TLV2341I, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_A = -40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to VDD - 1 V at 25°C
- Output Voltage Range Includes Negative Rail

- High Input Impedance . . . 10¹² Ω Typical
- Low Noise . . . 25 nV/√Hz Typically at f = 1 kHz (High-Bias Mode)
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity
- Bias-Select Feature Enables Maximum Supply Current Range From 17 μA to 1.5 mA at 25°C





description

The TLV2341 operational amplifier has been specifically developed for low-voltage, single-supply applications and is fully specified to operate over a voltage range of 2 V to 8 V. The device uses the Texas Instruments silicongate LinCMOSTM technology to facilitate low-power, low-voltage operation and excellent offset-voltage stability. LinCMOSTM technology also enables extremely high input impedance and low bias currents allowing direct interface to high-impedance sources.

The TLV2341 offers a bias-select feature, which allows the device to effectively be programmed with a wide range of different supply currents, and therefore different levels of ac performance. The supply current can be set at 17 μA, 250 μA, or 1.5 mA, which results in a slew-rate specifications between 0.02 and 2.1 V/μs (at 3 V).

The TLV2341 operational amplifiers are especially well suited to single-supply applications and are fully specified and characterized at 3-V and 5-V power supplies. This low-voltage single-supply operation combined with low power consumption makes this device a good choice for remote, inaccessible, or portable battery-powered applications. The common-mode input range includes the negative rail.

AVAILABLE OPTIONS

	V	PACKAGE			CHIP
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	FORM (Y)
- 40°C to 85°C	8 mV	TLV2341ID	TLV2341IP	TLV2341IPW	TLV2341Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2341IDR). The PW package is only available left-end taped and reeled (e.g., TLV2341IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.



description (continued)

The device inputs and outputs are designed to withstand -100-mA currents without sustaining latch-up.

The TLV2341 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883 C, Methods 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

bias-select feature


The TLV2341 offers a bias-select feature that allows the user to select any one of three bias levels, depending on the level of performance desired. The tradeoffs between bias levels involve ac performance and power dissipation (see Table 1).

TYPICAL PARAMETER VALUES		MODE					
	$T_A = 25^{\circ}C, V_{DD} = 3 \text{ V}$	HIGH-BIAS R _L = 10 kΩ	MEDIUM-BIAS R _L = 100 kΩ	LOW-BIAS R _L = 1 MΩ	UNIT		
PD	Power dissipation	975	195	15	μW		
SR	Slew rate	2.1	0.38	0.02	V/µs		
Vn	Equivalent input noise voltage at f = 1 kHz	25	32	68	nV/√Hz		
B ₁	Unity-gain bandwidth	790	300	27	kHz		
φ _m	Phase margin	49°	39°	34°			
A _{VD}	Large-signal differential voltage amplification	11	83	400	V/mV		

Table 1. Effect of Bias Selection on Performance

bias selection

Bias selection is achieved by connecting the bias-select pin to one of three voltage levels (see Figure 1). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This procedure is simple in split-supply applications since this point is ground. In single-supply applications, the medium-bias mode will necessitate using a voltage divider as indicated in Figure 1. The use of large-value resistors in the voltage divider will reduce the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor will require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.



BIAS MODE	BIAS-SELECT VOLTAGE (Single Supply)				
Low	V _{DD}				
Medium	1 V to V _{DD} – 1 V				
High	GND				

Figure 1. Bias Selection for Single-Supply Applications



TLV2341I, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

high-bias mode

In the high-bias mode, the TLV2341 series features low offset voltage drift, high input impedance, and low noise. Speed in this mode approaches that of BiFET devices but at only a fraction of the power dissipation.

medium-bias mode

The TLV2341 in the medium-bias mode features low offset voltage drift, high input impedance, and low noise. Speed in this mode is similar to general-purpose bipolar devices, but power dissipation is only a fraction of that consumed by bipolar devices.

low-bias mode

In the low-bias mode, the TLV2341 features low offset voltage drift, high input impedance, extremely low power consumption, and high differential voltage gain.


ORDER OF CONTENTS

TOPIC	BIAS MODE
schematic	all
absolute maximum ratings	all
recommended operating conditions	all
electrical characteristics	high
operating characteristics	(Figures 2 – 31)
typical characteristics	(Figures 2 – 31)
electrical characteristics	medium
operating characteristics	(Figures 32 – 61)
typical characteristics	(Figures 32 – 61)
electrical characteristics	low
operating characteristics	
typical characteristics	(Figures 62 – 91)
parameter measurement information	all
application information	all



TLV2341Y chip information


These chips, properly assembled, display characteristics similar to the TLV23411 (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





equivalent schematic

COMPONENT COUNT				
Transistors	27			
Diodes	2			
Resistors	7			
Capacitors	1			



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, VDD (see Note 1)	8 V
Differential input voltage (see Note 2)	
Input voltage range, V _I (any input)	
Input current, I	
Output current, IO	± 30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	
Continuous total dissipation	
Operating free-air temperature range, T _A	– 40°C to 85°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, o	

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV23411, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	V
Common-mode input voltage Vic	V _{DD} = 3 V	- 0.2	1.8	.
	V _{DD} = 5 V	- 0.2	3.8	V
Operating free-air temperature, TA		- 40	85	°C



HIGH-BIAS MODE

electrical characteristics at specified free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TAT	٧	V _{DD} = 3 V		V _{DD} = 5 V			UNIT
	PARAMETER	1EST CONDITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO} Input of	Input offset voltage	$V_O = 1 V$, $V_{IC} = 1 V$,	25°C		0.6	8		1.1	8	mV
*10	input onset voltage	$R_S = 50 \Omega$, $R_L = 10 \text{ k}\Omega$	Full range			10			10	
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		2.7			2.7		μV/°C
lio	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.1	1000		0.1	1000	pА
lв	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6 175	2000		0.6 200	2000	рA
V _{ICR}	Common-mode input		25°C	- 0.2 to 2	- 0.3 to 2.3		- 0.2 to 4	- 0.3 to 4.2		v
TICH	voltage range (see Note 5)		Full range	- 0.2 to 1.8		Water Water	- 0.2 to 3.8			v
Vон	OH High-level output voltage	$V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$	25°C	1.75	1.9	and other	3.2	3.7		V
		I _{OL} = -1 mA	Full range	1.7			3			
VOL	Low-level output voltage	$V_{IC} = 1 V$ $V_{ID} = -100 \text{ mV},$	25°C		120	150		90	150	mV
		I _{OL} = 1 mA	Full range			190			190	
A _{VD}	Large-signal differential	$V_{IC} = 1 V$, $R_L = 10 k\Omega$,	25°C	3	11		5	23		V/mV
	voltage amplification	See Note 6	Full range	2			3.5			
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICR}$ min,	25°C	65	78		65	80		dB
• • • • • • • • • • • • • • • • • • • •	, , , , , , , , , , , , , , , , , , ,	$R_S = 50 \Omega$	Full range	60			60			
ksvr	Supply-voltage rejection ratio	$V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$	25°C	70	95		70	95		dB
-SVN	(ΔV _{DD} / ΔV _{IO})	R _S = 50 Ω	Full range	65			65			
l(SEL)	Bias select current	V _{I(SEL)} = 0	25°C		- 1.2			- 1.4		μА
loo	Supply current	V _O = 1 V, V _{IC} = 1 V,	25°C		325	1500		675	1600	μА
^I DD		No load	Full range			2000			2200	

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At V_{DD} = 5 V, V_{O} = 0.25 V to 2 V; at V_{DD} = 3 V, V_{O} = 0.5 V to 1.5 V.



HIGH-BIAS MODE

operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

	PARAMETER	TEST COND	ITIONS	TA	MIN TYP	MAX	UNIT
		$V_{IC} = 1 V$, $R_L = 10 k\Omega$,			2.1		
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 92	VIPP = 1 V	85°C	1.7		V/μs
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 93		25°C	25		nV/√Hz
_		$V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 10 \text{ k}\Omega$, See Figure 92		25°C	170		
ВОМ	Maximum output swing bandwidth			85°C	145		kHz
	11.76	V _i = 10 mV, C _L = 2	0 pF,	25°C	790		
B ₁	Unity-gain bandwidth	R_L = 10 kΩ, See Figure 94		85°C	690		kHz
		$V_i = 10 \text{ mV}, f = B_1,$		-40°C	53°		
φ _m	Phase margin	C _L = 20 pF, R _L = 1	0 kΩ	25°C	49°		1
		See Figure 94		85°C	47°		

operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST COND	ITIONS	TA	MIN TYP	MAX	UNIT
İ			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	25°C	3.6		
SR	Clay rate at unity main	$V_{IC} = 1 V$, $R_{I} = 10 k\Omega$,	V _{IPP} = 1 V	85°C	2.8		
SH Siew rate at ui	Slew rate at unity gain	C _L = 20 pF,		25°C	2.9		V/µs
		See Figure 92	V _I pp = 2.5 V	85°C	2.3		
v _n	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 93		25°C	25		nV/√Hz
P	Maximum output swing bandwidth	VO = VOH, C1 = 2	0 pF,	25°C	320		
ВОМ	Maximum output swing bandwidth	$R_L = 10 \text{ k}\Omega$, See Fig.	gure 92	85°C	250		kHz
В	Haite gain bandwidth	V _i = 10 mV, C _L = 2	0 pF,	25°C	1.7		
B ₁	Unity-gain bandwidth	R_L = 10 kΩ, See Fi	gure 94	85°C	1.2		MHz
	Phase margin	$V_i = 10 \text{ mV}, f = B_1,$		-40°C	49°		
φm		C _L = 20 pF, R _L = 1		25°C	46°		
		See Figure 94		85°C	43°		



HIGH-BIAS MODE

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C$ (unless otherwise noted)

DADAMETER		TEST CONDITIONS	۷ر	$V_{DD} = 3 V$		V _{DD} = 5 V			UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 10 \text{ k}\Omega$		0.6	8		1.1	8	mV
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
I _{IB}	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pА
V _{ICR}	Common-mode input voltage range (see Note 5)		- 0.2 to	- 0.3 to 2.3		- 0.2 to 4	- 0.3 to 4.2		V
VOH	High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA	1.75	1.9		3.2	3.7		V
V _{OL}	Low-level output voltage	V _{IC} = 1 V, V _{ID} = - 100 mV, I _{OL} = 1 mA		120	150		90	150	mV
A _{VD}	Large-signal differential voltage amplification	$V_{IC} = 1 \text{ V}, R_L = 10 \text{ k}\Omega,$ See Note 6	3	11		5	23		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 \text{ V}, V_{IC} = V_{ICR}\text{min},$ $R_S = 50 \Omega$	65	78		65	80		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	$V_{DD} = 3 \text{ V to 5 V, V}_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$	70	95		70	95		dB
I(SEL)	Bias select current	V _{I(SEL)} = 0		- 1.2			- 1.4		iΑ
lDD	Supply current	V _O = 1 V, V _{IC} = 1 V, No load		325	1500		675	1600	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5$ V, $V_O = 0.25$ V to 2 V; at $V_{DD} = 3$ V, $V_O = 0.5$ V to 1.5 V.



TLV23411 LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

table of graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	2, 3
ανιο	Input offset voltage temperature coefficient	Distribution	4, 5
		vs Output current	6
V_{OH}	High-level output voltage	vs Supply voltage	7
		vs Temperature	8
		vs Common-mode input voltage	9
v	Low-level output voltage	vs Temperature	10, 12
VOL	Low-level output voltage	vs Differential input voltage	11
		vs Low-level output current	13
A	Differential valters amplification	vs Supply voltage	14
A _{VD}	Differential voltage amplification	vs Temperature	15
I _{IB} /I _{IO}	Input bias and offset current	vs Temperature	16
V _{IC}	Common-mode input voltage	vs Supply voltage	17
1	Curalization	vs Supply voltage	18
IDD	Supply current	vs Temperature	19
SR	Slew rate	vs Supply voltage	20
5H	Siew rate	vs Temperature	21
	Bias select current	vs Supply voltage	22
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	23
	Cain handwidth product	vs Temperature	24
B ₁	Gain-bandwidth product	vs Supply voltage	25
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	26, 27
		vs Supply voltage	28
φm	Phase margin	nt Distribution vs Output current vs Supply voltage vs Temperature vs Common-mode input voltage vs Temperature vs Differential input voltage vs Low-level output current vs Supply voltage vs Temperature vs Temperature vs Supply voltage vs Temperature vs Supply voltage vs Supply voltage vs Temperature vs Supply voltage vs Frequency vs Temperature vs Supply voltage vs Frequency vs Temperature vs Supply voltage	29
		vs Load capacitance	30
Vn	Equivalent input noise voltage	vs Frequency	31



TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)




Figure 2




Figure 4




Figure 3






Figure 5



TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)









Figure 8



COMMON-MODE INPUT VOLTAGE

VS

COMMON-MODE INPUT VOLTAGE

VDD = 5 V

IOL = 5 mA

TA = 25°C

VID = -100 mV

VID = -1 V

VID = -1 V

VIC - Common-Mode Input Voltage - V

Figure 9

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

LOW-LEVEL OUTPUT VOLTAGE vs **FREE-AIR TEMPERATURE** 200 $V_{DD} = 3 V$ VIC = 1 V Vol - Low-Level Output Voltage - mV 175 $V_{ID} = -100 \text{ mV}$ IOL = 1 mA 150 125 100 75 50 -75 -50 75

LOW-LEVEL OUTPUT VOLTAGE

TA - Free-Air Temperature - °C

Figure 10




Figure 12




Figure 11

- 2

0

0

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT

- 4

V_{ID} - Differential Input Voltage - V

- 6

- 8






Figure 13




TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)




INPUT BIAS CURRENT AND INPUT OFFSET CURRENT



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION




COMMON-MODE INPUT VOLTAGE
POSITIVE LIMIT




NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.





TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)







SLEW RATE vs **SUPPLY VOLTAGE**





TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)






MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE

vs

UNITY-GAIN BANDWIDTH










Figure 24

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT







TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)









Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



MEDIUM-BIAS MODE

electrical characteristics at specified free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TAT	V _{DD} = 3 V		V _{DD} = 5 V			UNIT	
	PANAMEIEN		'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V _{IO}	Input offset voltage	$V_O = 1 V$, $V_{IC} = 1 V$,	25°C		0.6	8		1.1	8	mV
•10	input onset voltage	$R_S = 50 \Omega$, $R_L = 100 k\Omega$	Full range			10			10	,,,,,
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.7		μV/°C
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.1 22	1000		0.1 24	1000	pА
I _{IB}	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6 175	2000		0.6 200	2000	pА
Vion	Common-mode input		25°C	- 0.2 to 2	- 0.3 to 2.3		- 0.2 to 4	- 0.3 to 4.2		v
VICR	voltage range (see Note 5)		Full range	- 0.2 to 1.8			- 0.2 to 3.8			v
Vон	High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV,	25°C	1.75	1.9		3.2	3.9		V
O11		I _{OL} = -1 mA	Full range	1.7			3			
VOL	Low-level output voltage	$V_{IC} = 1 \text{ V},$ $V_{ID} = -100 \text{ mV},$	25°C		115	150		95	150	mV
		I _{OL} = 1 mA	Full range			190			190	
A _{VD}	Large-signal differential	$V_{IC} = 1 \text{ V},$ $R_{L} = 100 \text{ k}\Omega,$	25°C	25	83		25	170		V/mV
	voltage amplification	See Note 6	Full range	15			15			
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICR}min$,	25°C	65	92		65	91		dB
		$R_S = 50 \Omega$	Full range	60			60			
ksvr	Supply-voltage rejection ratio	$V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$	25°C	70	94		70	94		dB
	(ΔV _{DD} / ΔV _{IO})	$R_S = 50 \Omega$	Full range	65		The second secon	65			
l _{l(SEL)}	Bias select current	V _{I(SEL)} = 0	25°C		-100			-130		nA
lDD	Supply current	V _O = 1 V, V _{IC} = 1 V,	25°C	65	250		105	280	μА	
טטי	Coppi, content	No load	Full range			360			400	μ.

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



MEDIUM-BIAS MODE

operating characteristics at specified free-air temperature, V_{DD} = 3 V

	PARAMETER	TEST COND	ITIONS	TA	MIN TYP	MAX	UNIT
SR	Classical attention and	$V_{IC} = 1 V$, $R_L = 100 k\Omega$,	V _{IPP} = 1 V	25°C	0.38		
Sn	Slew rate at unity gain	C _L = 20 pF, See Figure 92	VIPP - 1 V		0.29		V/µs
V _n	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 1$ See Figure 93	00 Ω,	25°C	32		nV/√Hz
	Maria and a salar	$V_{O} = V_{OH}, C_{I} = 20 \text{ pF},$		25°C	34		
ВОМ	Maximum output swing bandwidth	$R_L = 100 \text{ k}\Omega$, See Fi	gure 92	25°C 85°C 25°C 25°C 85°C 25°C -40°C 25°C	32		kHz
Б		V _i = 10 mV, C _L = 20 pF,		25°C	300		
В1	Unity-gain bandwidth	R_L = 100 kΩ, See Fi	gure 94	85°C	235		kHz
	Phase margin	$V_i = 10 \text{ mV}, f = B_1,$		-40°C	42°		
ϕ_{m}		$C_L = 20 \text{ pF}, R_L = 100 \text{ k}\Omega,$		25°C	39°		
		See Figure 94		85°C 25°C 25°C 85°C 25°C -40°C 25°C	36°		

operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST CON	OITIONS	TA	MIN TYP	MAX	UNIT
SR Slew rate			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	25°C	0.43		
	Clay rate at unity gain	$V_{IC} = 1 \text{ V},$ $R_{I} = 100 \text{ k}\Omega,$	V _{IPP} = 1 V	85°C	0.35		
J.	C _L = 20 pF, 25°C	25°C	0.40		V/μs		
		See Figure 92	V _{IPP} = 2.5 V	25°C 85°C 25°C 25°C 25°C 25°C 85°C 25°C 85°C 25°C 25°C 25°C 25°C	0.32		
٧ _n	Equivalent input noise voltage	f = 1 kHz, R _S = See Figure 93	100 Ω,	25°C	32		nV/√Hz
ВОМ	Maximum output swing bandwidth	V _O = V _{OH} , C _L = 2	$V_{O} = V_{OH}, C_{I} = 20 \text{ pF},$		55		
РОМ	waximum octput swing bandwidth	$R_L = 100 \text{ k}\Omega$, See F	igure 92	25°C 85°C 25°C 85°C 25°C 25°C 25°C 85°C 25°C 85°C -40°C	45		kHz
р.	Hale and board date	V _i = 10 mV, C ₁ = 2	V _i = 10 mV, C _L = 20 pF,		525		
B ₁	Unity-gain bandwidth	R_L = 100 kΩ, See		85°C	370		kHz
	Phase margin	$V_i = 10 \text{ mV}, f = B_1,$		-40°C	43°		
ϕ_{m}		C ₁ = 20 pF, R ₁ =	-	25°C	40°		
		See Figure 94		25°C 85°C 25°C 25°C 85°C 25°C 85°C -40°C 25°C	38°		

MEDIUM-BIAS MODE

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS V	V _{DD} = 3 V			V _{DD} = 5 V			
	FANAMEIEN	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 100 \text{ k}\Omega$		0.6	8		1.1	8	mV
l _{IO}	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
IВ	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	CO de 1	0.6			0.6		pΑ
V _{ICR}	Common-mode input voltage range (see Note 5)		- 0.2 to	- 0.3 to		- 0.2 to	- 0.3 to		v
	,		2	2.3		4	4.2		
VOH	High-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$	1.75	1.9		3.2	3.9		v
V _{OL}	Low-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$		115	150		95	150	mV
A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 1 \text{ V}, \text{ R}_{L} = 100 \text{ k}\Omega,$ See Note 6	25	83		25	170		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$	65	92		65	91		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	$V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, } R_{S} = 50 \Omega$	70	94		70	94		dB
I(SEL)	Bias select current	V _{I(SEL)} = 0		- 100			- 130		nA
lDD	Supply current	V _O = 1 V, V _{IC} = 1 V, No load		65	250		105	280	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV23411 LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

table of graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	32, 33
ανιο	Input offset voltage temperature coefficient	Distribution	34, 35
		vs Output current	36
VOH	High-level output voltage	vs Supply voltage	37
		vs Temperature	38
		vs Common-mode input voltage	39
V	Low-level output voltage	vs Temperature	40, 42
VOL	Low-level output voltage	vs Differential input voltage	41
		vs Low-level output current	43
۸	Differential valtage emplification	vs Supply voltage	44
A _{VD}	Differential voltage amplification	vs Temperature	45
I _{IB} /I _{IO}	Input bias and offset current	vs Temperature	46
V _{IC}	Common-mode input voltage	vs Supply voltage	47
I	Supply current	vs Supply voltage	48
IDD	Supply current	vs Temperature	49
SR	Slew rate	vs Supply voltage	50
Sit	Siew late	vs Temperature	51
	Bias select current	vs Supply voltage	52
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	53
B ₁	Gain-bandwidth product	vs Temperature	54
ام	Gain-bandwidth product	vs Supply voltage	55
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	56, 57
		vs Supply voltage	58
φm	Phase margin	vs Temperature	59
		vs Load capacitance	60
Vn	Equivalent input noise voltage	vs Frequency	61



DISTRIBUTION OF TLV2341

SLOS110-D4018, MAY 1992

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)




Figure 32

DISTRIBUTION OF TLV2341




Figure 33

DISTRIBUTION OF TLV2341




Figure 34







Figure 35

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)










Figure 38

Figure 39

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)





Figure 40



LOW-LEVEL OUTPUT VOLTAGE
VS




Figure 41

LOW-LEVEL OUTPUT VOLTAGE vs






Figure 43





TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)











NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)





Figure 48



SUPPLY CURRENT

vs

ERFE-AIR TEMPERATUR




Figure 49

SLEW RATE vs FREE-AIR TEMPERATURE




Figure 51

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)




Figure 52

UNITY-GAIN BANDWIDTH vs FREE-AIR TEMPERATURE




Figure 54

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE




Figure 53

UNITY-GAIN BANDWIDTH

VS SUPPLY VOLTAGE





Figure 55



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE SHIFT**



LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE SHIFT**




Figure 57



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)





Figure 58



PHASE MARGIN

Figure 59

PHASE MARGIN





Figure 60

EQUIVALENT INPUT NOISE VOLTAGE



LOW-BIAS MODE

electrical characteristics at specified free-air temperature (unless otherwise noted)

DADAMETED	TECT COMPITIONS	Tat	٧	DD = 3	٧	٧	DD = 5	٧	UNIT
PAHAMETEH	TEST CONDITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
la sub effect college	$V_O = 1 V$, $V_{IC} = 1 V$,	25°C		0.6	8		1.1	8	m∨
input offset voltage	$R_S = 50 \Omega$, $R_L = 1 M\Omega$	Full range			10			10	1110
Average temperature coefficient of input offset voltage		25°C to 85°C		1			11.1		μV/°C
Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.1 22	1000		0.1	1000	рA
Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6 175	2000		0.6 200	2000	рA
Common-mode input		25°C	- 0.2 to 2	- 0.3 to 2.3		- 0.2 to 4	- 0.3 to 4.2		v
voltage range (see Note 5)		Full range	- 0.2 to 1.8			- 0.2 to 3.8			v
High-level output voltage	$V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$	25°C	1.75	1.9		3.2	3.8		V
Low-level output voltage	I _{OL} = -1 mA V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	Full range 25°C Full range	1.7	115	150	3	95	150	mV
Large-signal differential voltage amplification	$V_{IC} = 1 V$, $R_L = 1 M\Omega$,	25°C	50 50	400		50 50	520		V/mV
	V _O = 1 V,	25°C	65	88		65	94		
Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	60			60			dB
Supply-voltage rejection ratio	$V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$	25°C	70	86		70	86		dB
	$R_S = 50 \Omega$	-	65			65			
Bias select current									nA
Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C Full range		5	17 27		10	17 27	μА
	Input offset voltage Input offset current (see Note 4) Input bias current (see Note 4) Common-mode input voltage range (see Note 5) High-level output voltage Large-signal differential voltage amplification Common-mode rejection ratio Supply-voltage rejection ratio (ΔV _{DD} / ΔV _{IO}) Bias select current	$ \begin{array}{c} \text{Input offset voltage} & \begin{array}{c} V_O = 1 \ V, \\ V_{IC} = 1 \ V, \\ R_S = 50 \ \Omega, \\ R_L = 1 \ M\Omega \end{array} \\ \\ \text{Average temperature coefficient} \\ \text{of input offset voltage} \\ \\ \text{Input offset current (see Note 4)} & \begin{array}{c} V_O = 1 \ V, \\ V_{IC} = 1 \ V \end{array} \\ \\ \text{Vo} = 1 \ V, \\ V_{IC} = 1 \ V \end{array} \\ \\ \text{Input bias current (see Note 4)} & \begin{array}{c} V_{IC} = 1 \ V, \\ V_{IC} = 1 \ V, \\ V_{IC} = 1 \ V, \end{array} \\ \\ \text{Volume of the common-mode input voltage} & \begin{array}{c} V_{IC} = 1 \ V, \\ V_{ID} = 100 \ \text{mV}, \\ I_{OL} = -1 \ \text{mA} \end{array} \\ \\ \text{Input bias current (see Note 5)} & \begin{array}{c} V_{IC} = 1 \ V, \\ V_{ID} = 100 \ \text{mV}, \\ I_{OL} = 1 \ \text{mA} \end{array} \\ \\ \text{Input offset voltage range (see Note 4)} & \begin{array}{c} V_{IC} = 1 \ V, \\ V_{ID} = 100 \ \text{mV}, \\ I_{OL} = 1 \ \text{mA} \end{array} \\ \\ \text{Input offset voltage range (see Note 4)} & \begin{array}{c} V_{IC} = 1 \ V, \\ V_{ID} = 100 \ \text{mV}, \\ I_{OL} = 1 \ \text{mA} \end{array} \\ \\ \text{Voltage amplification} & \begin{array}{c} V_{IC} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} = 1 \ V, V_{O} = 1 \ V, \\ V_{IC} =$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$					

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

- 5. This range also applies to each input individually.
- 6. At $V_{DD} = 5 \text{ V}$, $V_{OPP} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



LOW-BIAS MODE

operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

	PARAMETER	TEST COND	ITIONS	TA	MIN TYP MAX	UNIT
SR	Clausette et units en in	$V_{IC} = 1 V$, $R_L = 1 M\Omega$,	1 .0		0.02	
Jn	Slew rate at unity gain	C _L = 20 pF, See Figure 92	Albb = 1 A	85°C	0.02	V/µs
V _n	Equivalent input noise voltage	f = 1 kHz, R_S = 100 Ω, See Figure 93		25°C	68	nV/√Hz
D	D. Marrian and an arrian based visible	$V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ M}\Omega$, See Figure 92		25°C	2.5	
ВОМ	Maximum output swing bandwidth			85°C	2	kHz
В.	Unity-gain bandwidth	V _i = 10 mV, C ₁ = 2	0 pF,	25°C	27	
B ₁	Only-gain banowidin	$R_L = 1 M\Omega$, See Fig.	gure 94	85°C	21	kHz
		$V_i = 10 \text{ mV}, f = B_1,$		-40°C	39°	
ϕ_{m}	Phase margin	C _L = 20 pF, R _L = 1	MΩ,	25°C	34°	1
		See Figure 94		85°C	28°]

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

	PARAMETER	TEST CON	DITIONS	TA	MIN TYP	MAX	UNIT
				25°C	0.03		
SR	Slew rate at unity gain	$V_{IC} = 1 V$, $R_{I} = 1 M\Omega$,	V _{IPP} = 1 V	85°C	0.03		
	Clow rate at unity gain	C _L = 20 pF,		25°C	0.03		V/μs
		See Figure 92	V _{IPP} = 2.5 V	85°C	0.02		
V _n	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 93		25°C	68		nV/√Hz
Вом	Maximum output swing bandwidth	V _O = V _{OH} , C _L =	20 ρF,	25°C	5		
DOM	waxiinani ootpat swing banawati	$R_L = 1 M\Omega$. See Figure 92		85°C	4		kHz
B ₁	Unity-gain bandwidth	V _i = 10 mV, C _L =	20 pF,	25°C	85		
D1	Officy-gain bandwidth	$R_L = 1 M\Omega$, See F		85°C	55		kHz
	Phase margin	V _i = 10 mV, f = B ₁	,	-40°C	38°		
φ _m		CL = 20 pF, RL =	1 MΩ,	25°C	34°		
		See Figure 94		85°C	28°		

LOW-BIAS MODE

electrical characteristics at sified free-air temperature, $T_A = 25$ °C (unless otherwise noted)

DADALIETED			V	DD = 3	V	\	/DD = 5	٧	LINUT
	PARAMETER	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	$V_{O} = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_{S} = 50 \Omega, R_{L} = 1 \text{ M}\Omega$		0.6	8		1.1	8	mV
lo lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
IIB	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pΑ
V _{ICR}	Common-mode input voltage range (see Note 5)		- 0.2 to 2	- 0.3 to 2.3		- 0.2 to	- 0.3 to 4.2		v
V _{OH}	High-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$	1.75	1.9		3.2	3.8		V
V _{OL}	Low-level output voltage	$V_{IC} = 1 \text{ V, } V_{ID} = -100 \text{ mV,}$ $I_{OL} = 1 \text{ mA}$		115	150		95	150	mV
A _{VD}	Large-signal differential voltage amplification	V_{IC} = 1 V, R_L = 1 M Ω , See Note 6	50	400		50	520		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$	65	88		65	94		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	$V_{DD} = 3 \text{ V to 5 V, } V_{ C} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, } R_{S} = 50 \Omega$	70	86		70	86		dB
l(SEL)	Bias select current	V _{I(SEL)} = 0		10			65		nA
l _{DD}	Supply current	$V_O = 1 V$, $V_{IC} = 1 V$, No load		5	17		10	17	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5$ V, $V_O = 0.25$ V to 2 V; at $V_{DD} = 3$ V, $V_O = 0.5$ V to 1.5 V.

TLV2341I LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

table of graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	62, 63
ανιο	Input offset voltage temperature coefficient	Distribution	64, 65
		vs Output current	66
VOH	High-level output voltage	vs Supply voltage	67
		vs Temperature	68
		vs Common-mode input voltage	69
V	Low-level output voltage	vs Temperature	70, 72
VOL	Low-level output voltage	vs Differential input voltage	71
		vs Low-level output current	73
۸	Differential voltage amplification	vs Supply voltage	74
A _{VD}	Differential voltage amplification	vs Temperature	75
I _{IB} /I _{IO}	Input bias and offset current	vs Temperature	76
V _{IC}	Common-mode input voltage	vs Supply voltage	77
1	Cupply surrent	vs Supply voltage	78
IDD	Supply current	vs Temperature	79
SR	Slew rate	vs Supply voltage	80
SH	Siew rate	vs Temperature	81
	Bias select current	vs Supply voltage	82
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	83
D.	Gain-bandwidth product	vs Temperature	84
B ₁	Gain-bandwidth product	vs Supply voltage	85
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	86, 87
		vs Supply voltage	88
φm	Phase margin	vs Temperature	89
		vs Load capacitance	80
Vn	Equivalent input noise voltage	vs Frequency	91



TYPICAL CHARACTERISTICS (LOW-BIAS MODE)




Figure 62

DISTRIBUTION OF TLV2341




Figure 64




Figure 63






Figure 65



TYPICAL CHARACTERISTICS (LOW-BIAS MODE)





HIGH-LEVEL OUTPUT VOLTAGE

HIGH-LEVEL OUTPUT VOLTAGE vs






Figure 68




TEXAS INSTRUMENTS


TYPICAL CHARACTERISTICS (LOW-BIAS MODE)




LOW-LEVEL OUTPUT VOLTAGE



LOW-LEVEL OUTPUT VOLTAGE





LOW-LEVEL OUTPUT VOLTAGE
vs






TYPICAL CHARACTERISTICS (LOW-BIAS MODE)






INPUT BIAS CURRENT AND INPUT OFFSET CURRENT



COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT

Figure 75



NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



TYPICAL CHARACTERISTICS (LOW-BIAS MODE)




Figure 78




Figure 80

SUPPLY CURRENT vs FREE-AIR TEMPERATURE




Figure 79

SLEW RATE vs FREE-AIR TEMPERATURE





Figure 81

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)









Figure 84




UNITY-GAIN BANDWIDTH SUPPLY VOLTAGE 120 $V_i = 10 \text{ mV}$ 110 $R_L = 1 M\Omega$ B₁ - Unity-Gain Bandwidth - MHz CL = 20 pF 100 TA = 25°C 90 80 70 60 50 40 30 20 0 1 3 4 6 7 V_{DD} - Supply Voltage - V Figure 85




TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT







SLOS110-D4018, APRIL 1992

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)





PHASE MARGIN



EQUIVALENT INPUT NOISE VOLTAGE




Figure 90 Figure 91

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2341 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 92. Unity-Gain Amplifier




Figure 93. Noise Test Circuit




Figure 94. Gain-of-100 Inverting Amplifier



2-145

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2341 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 95). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 95. Isolation Metal Around Device Inputs (P Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 92. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 96). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 96. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2341 will perform well using dual-power supplies (also called balanced or split supplies), the

design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 97. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2341 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 98); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 98. Common Versus Separate Supply Rails

input offset voltage nulling

The TLV2341 offers external input offset null control. Nulling of the input offset voltage may be achieved by adjusting a 25-k Ω potentiometer connected between the offset null terminals with the wiper connected as shown in Figure 99. The amount of nulling range varies with the bias selection. In the high-bias mode, the nulling range will allow the maximum offset voltage specified to be trimmed to zero. In low-bias and medium-bias modes, total nulling may not be possible.




Figure 99. Input Offset Voltage Null Circuit



TYPICAL APPLICATION DATA

bias selection

Bias selection is achieved by connecting the bias-select pin to one of the three voltage levels (see Figure 100). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This is a simple procedure in split-supply applications, since this point is ground. In single-supply applications, the medium-bias mode will necessitate using a voltage divider as indicated. The use of large-value resistors in the voltage divider will reduce the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor will require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.




Figure 100. Bias Selection for Single-Supply Applications

input characteristics

The TLV2341 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2341 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLV2341 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 95 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 101).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 101. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2341 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 102). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2341 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 102. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2341 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2341 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2341 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 103). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2341 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 105, 106, and 107). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 103. Resistive Pullup to Increase VOH




Figure 104. Test Circuit for OutputCharacteristics



2-151

TYPICAL APPLICATION DATA




Figure 105. Effect of Capacitive Loads in High-Bias Mode




Figure 106. Effect of Capacitive Loads in Medium-Bias Mode





Figure 107. Effect of Capacitive Loads in Low-Bias Mode

- Wide Range of Supply Voltages Over Specified Temperature Range: - 40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} - 1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latchup Immunity

description

The TLV2342 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike other products in this family designed primarily to meet aggressive power consumption specifications, the TLV2342 was developed to offer ac performance approaching that of a BiFET operational amplifier while operating from a single-supply rail. At 3 V, the TLV2342 has a typical slew rate of 2.1 V/µs and 790 kHz unity-gain bandwidth.



Each amplifier is fully functional down to a minimum supply voltage of 2 V, and is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of – 40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Low-voltage and low-power operation has been made possible by using Texas Instruments silicon gate LinCMOSTM technology. The LinCMOS process also features extremely-high input impedance and ultra-low input bias currents. These parameters combined with good ac performance make the TLV2342 effectual in applications such as high-frequency filters and wide-bandwidth sensors.

To facilitate the design of small portable equipment, the TLV2342 is made availabe in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

AVAILABLE OPTIONS

	V		PACKAGE		CHIP
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	FORM (Y)
- 40°C to 85°C	9 mV	TLV2342ID	TLV2342IP	TLV2342IPW	TLV2342Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2342IDR). The PW package is only available left-end taped and reeled (e.g., TLV2342IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated




description (continued)

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2342 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in degradation of the device parametric performance.

TLV2342Y chip information

These chips, properly assembled, display characteristics similar to the TLV2342I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

COMPONENT	COUNT
Transistors	54
Diodes	4
Resistors	14
Capacitors	2

†Includes both amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

Supply voltage, V _{DD} (see Note 1)
Differential input voltage (see Note 2)
Input voltage range, V _I (any input)
Input current, I ₁ ± 5 mA
Output current, IO ± 30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)
Continuous total dissipation
Operating free-air temperature range, T _A
Storage temperature range – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW package

[‡]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV23421, TLV2342Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIERS

SLOS114-D4037, MAY 1992

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	٧
Common-mode input voltage, V _{IC}	V _{DD} = 3 V	- 0.2	1.8	.,
	V _{DD} = 5 V	- 0.2	3.8	V
Operating free-air temperature, T _A		- 40	85	°C



TLV23421 LinCMOS™ LOW VOLTAGE HIGH SPEED **DUAL OPERATIONAL AMPLIFIER**

SLOS114-D4037, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

	DADAMETED	TEGT COMPUTIONS	- +	V	DD = 3	٧	V	DD = 5	٧	UNIT
	PARAMETER	TEST CONDITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V _{IO}	locut offset voltage	V _O = 1 V, V _{IC} = 1 V,	25°C		0.6	9		1.1	9	mV
VIO	Input offset voltage	$R_S = 50 \Omega$, $R_L = 10 \text{ k}\Omega$	Full range			11			11	
ανιο	Average temperature coefficient of input offset voltage		25°C to 85°C		2.7			2.7		μV/°C
lio	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.1	1000		0.1	1000	рA
I _{IB}	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6 175	2000		0.6	2000	рA
		10		- 0.2	- 0.3		- 0.2	- 0.3		
V _{ICR}			25°C	to	to		to	to		V
	Common-mode input voltage range (see Note 5)			2	2.3		4	4.2		
				- 0.2			- 0.2			
			Full range	to 1.8			to 3.0			\ \ \
VOH	High-level output voltage	$V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$	25°C	1.75	1.9		3.2	3.7		v
•ОН		$I_{OL} = -1 \text{ mA}$	Full range	1.7			3			'
V _{OL}	Low-level output voltage	$V_{IC} = 1 V$ $V_{ID} = -100 \text{ mV}$	25°C		120	150		90	150	mV
*OL	Low level output voltage	IOI = 1 mA	Full range			190			190	
A _{VD}	Large-signal differential	$V_{IC} = 1 V$, $R_{I} = 10 k\Omega$,	25°C	3	11		5	23		V/mV
~VD	voltage amplification	See Note 6	Full range	2			3.5			
CMRR	Common made rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICR}$ min,	25°C	65	78		65	80		dB
CMRH	Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	60			60			UB
ksvr	Supply-voltage rejection ratio	V _{DD} = 3 V to 5 V, V _{IC} = 1 V, V _O = 1 V,	25°C	70	95		70	95		dB
"SVH	$(\Delta V_{DD} / \Delta V_{IO})$	$R_S = 50 \Omega$	Full range	65			65			
ממ	Supply current	V _O = 1 V V _{IC} = 1 V,	25°C		0.65	3		1.4	3.2	mA
JU	11.5	No load	Full range			4			4.4	

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV23421 LinCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIER

SLOS114-D4037, MAY 1992

operating characteristics at specified free-air temperature, V_{DD} = 3 V

	PARAMETER	TEST CON	DITIONS	TA	MIN TYP MAX	UNIT
SR	Slew rate at unity gain	$V_{IC} = 1 V$, $R_L = 10 k\Omega$,	1		2.1	
on .		C _L = 20 pF, See Figure 30	Albb = 1.4	85°C	1.7	V/μs
V _n	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31		25°C	25	nV/√Hz
		$V_O = V_{OH}$, $C_L = 20 pF$, $R_L = 10 k\Omega$, See Figure 30		25°C	170	
ВОМ	Maximum output swing bandwidth			85°C	145	kHz
		V _i = 10 mV, C _L =	20 pF,	25°C	790	
B ₁	Unity-gain bandwidth $R_L = 10 \text{ k}\Omega$, See Figure 32			85°C	690	kHz
		V _i = 10 mV, f = B ₁	,	-40°C	53°	
φ _m	Phase margin	margin $C_L = 20 \text{ pF}, R_L = 10 \text{ k}$		25°C	49°	1
		See Figure 32		85°C	47°	

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 5 V

	PARAMETER	TEST COND	ITIONS	TA	MIN TYP	MAX	UNIT
SR	Slew rate at unity gain		V _{IPP} = 1 V	25°C.	3.6		
		$V_{IC} = 1 V,$ $R_{L} = 10 k\Omega,$ $C_{L} = 20 pF,$		85°C	2.8		V/µs
			V 05W	25°C	2.9		
		See Figure 30	V _{IPP} = 2.5 V	85°C	2.3		
V _n	Equivalent input noise voltage	f = 1 kHz, R _S = 1 See Figure 31	00 Ω,	25°C	25		nV/√Hz
P	Maximum output swing bandwidth	$V_{O} = V_{OH}$, $C_{I} = 20 pF$,		25°C	320		
ВОМ		$R_L = 10 \text{ k}\Omega$, See Fig.	gure 92	85°C	250		kHz
B ₁	Unity-gain bandwidth	$V_i = 10 \text{ mV}, C_1 = 20 \text{ pF},$		25°C	1.7		
الم	Only-gain bandwidth	$R_L = 10 \text{ k}\Omega$, See Fig.		85°C	1.2		MHz
		$V_i = 10 \text{ mV}, f = B_1,$		-40°C	49°		
φ _m		C _L = 20 pF, R _L = 1	0 kΩ,	25°C	46°		
		See Figure 32		85°C	43°		

TLV2342Y LINCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIERS

SLOS114-D4037, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{DD} = 3 V		V _{DD} = 5 V				
	PANAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
v_{10}	Input offset voltage	$V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 10 \text{ k}\Omega$		0.6	9		1.1	9	mV
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
lВ	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pΑ
	Common-mode input		- 0.2	- 0.3		- 0.2	- 0.3		
VICR	voltage range (see Note 5)		to	to		to	to		V
	vollago rango (see Note s)		2	2.3		4	4.2		
V _{OH}	High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA	1.75	1.9		3.2	3.7		V
VOL	Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA		120	150		90	150	mV
A _{VD}	Large-signal differential voltage amplification	$V_{IC} = 1 \text{ V, R}_{L} = 10 \text{ k}\Omega,$ See Note 6	3	11		5	23		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 \text{ V, } V_{IC} = V_{ICR}^{min},$ $R_S = 50 \Omega$	65	78		65	80		dB
kova	Supply-voltage rejection ratio	V _{DD} = 3 V to 5 V, V _{IC} = 1 V,	70	0.5		70	0.5		dB
ksvr	(ΔV _{DD} / ΔV _{IO})	$V_0 = 1 \text{ V, R}_S = 50 \Omega$	70	95		70	95		UB.
IDD	Supply current	V _O = 1 V, V _{IC} = 1 V, No load		0.65	3		1.4	3.2	mA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2342I LinCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIERS


SLOS114-D4037, MAY 1992

TYPICAL CHARACTERISTICS

			FIGURE
V _{IO}	Input offset voltage	Distribution	1, 2
αVIO	Input offset voltage temperature coefficient	Distribution	3, 4
V _{OH}		vs Output current	5
	High-level output voltage	vs Supply voltage	6
		vs Temperature	7
	Low-level output voltage	vs Common-mode input voltage	8
		vs Temperature	9, 11
V _{OL}		vs Differential input voltage	10
		vs Low-level output current	12
A _{VD}	Differential valtege amplification	vs Supply voltage	13
	Differential voltage amplification	vs Temperature	14
IB ^{/I} IO	Input bias and offset current	vs Temperature	15
V _{IC}	Common-mode input voltage	vs Supply voltage	16
lDD	Curalization	vs Supply voltage	17
	Supply current	vs Temperature	18
SR	Slew rate	vs Supply voltage	19
	Siew rate	vs Temperature	20
V(OPP)	Maximum peak-to-peak output voltage	vs Frequency	21
	Gain-bandwidth product	vs Temperature	22
B ₁	Gam-bandwidth product	vs Supply voltage	23
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	24, 25
φ _m		vs Supply voltage	26
	Phase margin	vs Temperature	27
		vs Load capacitance	28
V _n	Equivalent input noise voltage	vs Frequency	29



TYPICAL CHARACTERISTICS



DISTRIBUTION OF TLV2342 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2342 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2342 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT








Figure 4


TYPICAL CHARACTERISTICS













TYPICAL CHARACTERISTICS



LOW-LEVEL OUTPUT VOLTAGE



LOW-LEVEL OUTPUT VOLTAGE

VS




Figure 10

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT





Figure 12

TYPICAL CHARACTERISTICS



125

NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically

105

110

8 5



125

0

V_{DD} - Supply Voltage - V

Figure 16

10¹

10⁰

10-1 25


45


65


Figure 15


TA - Free-Air Temperature - °C

TYPICAL CHARACTERISTICS










TYPICAL CHARACTERISTICS



UNITY-GAIN BANDWIDTH

vs

EREE-AIR TEMPERATURE





Figure 22

Figure 21

UNITY-GAIN BANDWIDTH



TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 24

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 25



TYPICAL CHARACTERISTICS







Figure 26





EQUIVALENT INPUT NOISE VOLTAGE ٧s **FREQUENCY** 400 $R_S = 100 \Omega$ V_n − Equivalent Input Noise Voltage − nV√Hz 300 200 $V_{DD} = 5 V$ 100 $V_{DD} = 3 V$ 10 100 1000 1 f - Frequency - Hz Figure 29

Figure 28

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2342 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2342 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs
(P Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2342 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2342 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2342 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_{A} = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2342 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2342 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low-input bias current requirements of the TLV2342 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2342 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2342 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2342 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2342 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2342 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics






Figure 41. Effect of Capacitive Loads in High-Bias Mode




Figure 42. Effect of Capacitive Loads in Medium-Bias Mode




Figure 43. Effect of Capacitive Loads in Low-Bias Mode

- Wide Range of Supply Voltages Over Specified Temperature Range:


 40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} - 1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description


The TLV2344 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike other products in this family designed primarily to meet aggressive power consumption specifications, the TLV2344 is designed to offer ac performance approaching that of a BiFET operational amplifier while operating from a single-supply rail. At 3 V, the TLV2344 has a typical slew rate of 2.1 V/ μ s and 790-kHz unitygain bandwidth.

Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of -40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.


EQUIVALENT INPUT NOISE VOLTAGE vs



D OR N PACKAGE (TOP VIEW)



PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

	V		PACKAGE		OLUB.
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)†	PLASTIC TSSOP (N) (PW)‡		CHIP FORM (Y)
– 40°C to 85°C	10 mV	TLV2344ID	TLV2344IN	TLV2344IPW	TLV2344Y

†Available in tape-and-reel. Add "R" suffix to the device type when ordering (e.g., TLV2344IDR). ‡The PW packages are only available left-end taped and reeled (e.g., TLV2344IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.



description (continued)


Low-voltage and low-power operation has been made possible by using Texas Instruments silicon gate LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents. These parameters combined with good ac performance make the TLV2344 effectual in applications such as high-frequency filters and wide-bandwidth sensors.

To facilitate the design of small portable equipment, the TLV2344 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand – 100-mA currents without sustaining latch-up. The TLV2344 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in degradation of the device parametric performance.

TLV2344Y chip information

These chips, properly assembled, display characteristics similar to the TLV2344I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

COMPONENT CO	UNTT
Transistors	8
Diodes	28
Resistors	4
Capacitors	108

†Includes both amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage (see Note 2)	± V _{DD}
Input voltage range, V _I (any input)	– 0.3 V to V _{DD}
Input current, I ₁	± 5 mA
Output current, IO	\pm 30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	Unlimited
Continuous total dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	− 40°C to 85°C
Storage temperature range	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW p	oackage

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV2344I, TLV2344Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED QUAD OPERATIONAL AMPLIFIERS

SLOS115-D4038, MAY 1992

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	494 mW
N	1575 mW	5.6 mW/°C	364 mW
PW	700 mW	12.6 mW/°C	819 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	٧
	V _{DD} = 3 V	- 0.2	1.8	
Common-mode input voltage, V _{IC}	V _{DD} = 5 V	- 0.2	3.8	V
Operating free-air temperature, TA		- 40	85	°C



TLV2344I LinCMOS™ LOW VOLTAGE HIGH SPEED QUAD OPERATIONAL AMPLIFIERS

SLOS115-D4038, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

DADAMETED		TEST COMPLETIONS	+ +	V	DD = 3	٧	V	DD = 5	٧	UNIT
	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V	Input offset voltage	V _O = 1 V, V _{IC} = 1 V,	25°C		1.1	10		1.1	10	mV
VIO	input onset voltage	$R_S = 50 \Omega$, $R_L = 10 k\Omega$	Full range			12			12	1111
ανιο	Average temperature coefficient of input offset voltage		25°C to 85°C		2.7			2.7		μV/°C
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.1 22	1000		0.1 24	1000	рΑ
I _{IB}	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C 85°C		0.6 175	2000		0.6 200	2000	рA
V	Common-mode input		25°C	- 0.2 to 2	- 0.3 to 2.3		- 0.2 to	- 0.3 to 4.2		v
VICR	voltage range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			V
VOH	High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA	25°C Full range	1.75 1.7	1.9		3.2	3.7		V
V _{OL}	Low-level output voltage	$V_{IC} = 1 \text{ V}$ $V_{ID} = -100 \text{ mV}$, $I_{OL} = 1 \text{ mA}$	25°C Full range		120	150		90	150 190	mV
	Large-signal differential	$V_{IC} = 1 V$, $R_{I} = 10 k\Omega$,	25°C	3	11		5	23		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
AVD	voltage amplification	See Note 6	Full range	2			3.5			V/mV
CMRR	Common made rejection ratio	$V_O = 1 V$, $V_{IC} = V_{ICB}$ min,	25°C	65	78		65	80		40
CIVINA	Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	60			60			dB
ksvr	Supply-voltage rejection ratio	$V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$	25°C	70	95		70	95		dB
	(ΔV _{DD} / ΔV _{IO})	$R_S = 50 \Omega$	Full range	65			65			
lDD	Supply current	$V_O = 1 V$ $V_{IC} = 1 V$,	25°C		1.3	6		2.7	6.4	mA
		No load	Full range			8			8.8	

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2344I LinCMOS™ LOW-VOLTAGE HIGH-SPEED QUAD OPERATIONAL AMPLIFIERS

SLOS115-D4038, MAY 1992

operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$

PARAMETER		TEST CONE	ITIONS	TA	MIN TYP MAX	UNIT
0.0	Slew rate at unity gain	$V_{IC} = 1 V$, $R_L = 10 k\Omega$,	B ₁ = 10 kO		2.1	V/
SR		C _L = 20 pF, See Figure 30	V _{IPP} = 1 V	85°C	1.7	V/μs
٧ _n	Equivalent input noise voltage	f = 1 kHz, R _S = 1 See Figure 31	00 Ω,	25°C	25	nV/√Hz
		$V_{O} = V_{OH}, C_{1} = 20 \text{ pF},$		25°C	170	
ВОМ	Maximum output swing bandwidth	$R_L = 10 \text{ k}\Omega$, See Fi	gure 30	85°C	145	kHz
		V _i = 10 mV, C _L = 2	0 pF,	25°C	790	
B ₁	Unity-gain bandwidth	R_L = 10 kΩ, See Figure 32		85°C	690	kHz
		$V_i = 10 \text{ mV}, f = B_1,$		-40°C	53°	
φm	Phase margin	C _L = 20 pF, R _L = 1	0 kΩ	25°C	49°	
		See Figure 32		85°C	47°	

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	PARAMETER TEST CONDITIONS		TA	MIN TYP	MAX	UNIT	
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	25°C	3.6		
SR	Slew rate at unity gain	$V_{IC} = 1 V$, $R_{I} = 10 k\Omega$,	V _{IPP} = 1 V	85°C	2.8		
SH	Siew rate at unity gain	C _L = 20 pF,	V 05V	25°C	2.9		V/µs
		See Figure 30	V _{IPP} = 2.5 V	85°C	2.3		
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31		25°C	25		nV/√ Hz
P	Maximum output swing bandwidth	$V_O = V_{OH}$, $C_I = 20 pF$,		25°C	320		
Вом	waximum output swing bandwidin	$R_L = 10 \text{ k}\Omega$, See Figure 92	gure 92	85°C	250		kHz
D	Haite gain bondwidth	V _i = 10 mV, C ₁ = 2	20 pF,	25°C	1.7		
B ₁	Unity-gain bandwidth	R_L = 10 kΩ, See Figure 32		85°C	1.2		MHz
	Phase margin	$V_i = 10 \text{ mV}, f = B_1,$		-40°C	49°		
φ _m		C _L = 20 pF, R _L = 1	0 kΩ,	25°C	46°		
		See Figure 32		85°C	43°		

TLV2344Y LINCMOS™ LOW VOLTAGE HIGH SPEED QUAD OPERATIONAL AMPLIFIERS

SLOS115-D4038, MAY 1992

electrical characteristics at specified free-air temperature, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	DD = 3	٧	\	_{DD} = 5	٧	UNIT
	PANAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
v _{IO}	Input offset voltage	$V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 10 \text{ k}\Omega$		1.1	10		1.1	10	mV
lo	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pΑ
lВ	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pΑ
	Common-mode input	The state of the s	- 0.2	- 0.3		- 0.2	- 0.3		
VICR	voltage range (see Note 5)		to	to		to	to		V
	voltage range (see Note 5)		2	2.3		4	4.2		
V _{ОН}	High-level output voltage	$V_{IC} = 1 \text{ V}, V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$	1.75	1.9		3.2	3.7		V
V _{OL}	Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA		120	150		90	150	mV
A _{VD}	Large-signal differential voltage amplification	$V_{IC} = 1 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega,$ See Note 6	3	11		5	23		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 \text{ V, } V_{IC} = V_{ICR} \text{min,}$ $R_S = 50 \Omega$	65	78		65	80		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	$V_{DD} = 3 \text{ V to 5 V, V}_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$	70	95		70	95		dB
DD	Supply current	V _O = 1 V, V _{IC} = 1 V, No load		1.3	6		2.7	6.4	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At V_{DD} = 5 V, V_{O} = 0.25 V to 2 V; at V_{DD} = 3 V, V_{O} = 0.5 V to 1.5 V.



TLV2344I LinCMOS™ LOW-VOLTAGE HIGH-SPEED QUAD OPERATIONAL AMPLIFIERS


SLOS115-D4038, MAY 1992

TYPICAL CHARACTERISTICS

			FIGURE
V _{IO}	Input offset voltage	Distribution	1, 2
αVIO	Input offset voltage temperature coefficient	Distribution	3, 4
V 1.0		vs Output current	5
Vон	High-level output voltage	vs Supply voltage	6
011		vs Temperature	7
		vs Common-mode input voltage	8
	I love love how how he was	vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
		vs Low-level output current	12
	Diff and the second sec	vs Supply voltage	13
A_{VD}	Differential voltage amplification	vs Temperature	14
I _{IB} /I _{IO}	Input bias and offset current	vs Temperature	15
V _{IC}	Common-mode input voltage	vs Supply voltage	16
	OIt comment	vs Supply voltage	17
IDD	Supply current	vs Temperature	18
	Olympia	vs Supply voltage	19
SR	Slew rate	vs Temperature	20
V _(OPP)	Maximum peak-to-peak output voltage	vs Frequency	21
	0:1.1:11	vs Temperature	22
B ₁	Gain-bandwidth product	vs Supply voltage	23
A _{VD}	Differential voltage amplification and phase shift	vs Frequency	24, 25
		vs Supply voltage	26
ϕ_{m}	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29



TYPICAL CHARACTERISTICS



DISTRIBUTION OF TLV2344 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 3

DISTRIBUTION OF TLV2344 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2344 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT






Figure 4


TYPICAL CHARACTERISTICS



HIGH-LEVEL OUTPUT VOLTAGE vs



HIGH-LEVEL OUTPUT VOLTAGE vs SUPPLY VOLTAGE



LOW-LEVEL OUTPUT VOLTAGE vs






Figure 8



TYPICAL CHARACTERISTICS





LOW-LEVEL OUTPUT VOLTAGE







Figure 10

LOW-LEVEL OUTPUT VOLTAGE vs



TYPICAL CHARACTERISTICS





LARGE-SIGNAL





Figure 15



COMMON-MODE INPUT VOLTAGE

NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



TYPICAL CHARACTERISTICS




Figure 17




Figure 19

SUPPLY CURRENT






Figure 18

SLEW RATE vs



TYPICAL CHARACTERISTICS






Figure 22

UNITY-GAIN BANDWIDTH




Figure 23

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 24

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 25



TYPICAL CHARACTERISTICS





Figure 26



PHASE MARGIN

Figure 27





Figure 28



TEYAS

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2344 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2344 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2344 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2344 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2344 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_{\Delta} = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2344 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2344 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2344 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2344 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2344 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2344 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2344 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2344 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics

TYPICAL APPLICATION DATA




Figure 41. Effect of Capacitive Loads in High-Bias Mode




Figure 42. Effect of Capacitive Loads in Medium-Bias Mode




Figure 43. Effect of Capacitive Loads in Low-Bias Mode





SLCS011-D4021, MAY 1992

- Wide Range of Supply Voltages
 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Very Low Supply Current Drain
 120 µA Typ at 3 V
- Output Compatible With TTL, MOS, and CMOS
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
- High Input Impedance . . . $10^{12} \Omega$ Typ
- Extremely Low Input Bias Current 5 pA Typ
- Common-Mode Input Voltage Range Includes Ground
- Built-In ESD Protection


description

The TLV2352 consists of two independent, low-power comparators specifically designed for single power supply applications and to operate with power supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 120 µA.





symbol (each comparator)



The TLV2352 is designed using the Texas Instruments LinCMOS[™] technology and therefore features an extremely high input impedance (typically greater than 10¹² Ω), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2352 is fully characterized at 3 V and 5 V for operation from − 40°C to 85°C.

The TLV2352 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

AVAILABLE OPTIONS

	V _{IO} max		PACKAGE		CHIP
TA	at 25°C	SMALL OUTLINE (D)†	PLASTIC DIP (P)	TSSOP (PW)‡	FORM (Y)
-40°C to 85°C	5 mV	TLV2352ID	TLV2352IP	TLV2352IPW	TLV2352Y

[†] The D package is available taped and reeled. Add the suffix "R" to the device type (e.g., TLV2352IDR).


[‡] PW packages are only available left-ended taped and reeled, (e.g., TLV2352IPWLE)



This device has limited built-in gate protection. The leads should be shorted together or the device should be placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


LinCMOS is a trademark of Texas Instruments Incorporated.





TLV2352Y chip information

These chips, properly assembled, display characteristics similar to the TLV2352. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLV2352I LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS011-D4021, MAY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	8 V
Differential input voltage, V _{ID} (see Note 2)	± 8 V
Input voltage range, V _I	
Output voltage, V _O	8 V
Input current, I ₁	± 5 mA
Output current, I _O	20 mA
Duration of output short circuit to ground (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range	40°C to 85°C
Storage temperature range	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, of	or PW package 260°C

[†] Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
 - 3. Short circuits from outputs to VDD can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
P	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

recommended operating conditions

		I-SUF	I-SUFFIX		
		MIN	MAX	UNIT	
Supply voltage, V _{DD}	2	8	V		
Common mode input voltage Vice	V _{DD} = 3 V	0	1.75	\/	
Common-mode input voltage, V _{IC}	V _{DD} = 5 V	0	3.75	V	
Operating free-air temperature, TA		-40	85	°C	



SLCS011-D4021, MAY 1992

electrical characteristics at specified free-air temperature[†]

	PARAMETER	TEST CO	ONDITIONS	TA [‡]	V	DD = 3 \	,	V _{DD} = 5 V				
	FANAMETER	123100	DIEDITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
VIO	Input offset	\\\. \\\. \\\. \\\. \\\. \\\. \\\. \\\	Can Nata 4	25°C		1	5		1	5	mV	
¥10	voltage	AIC = AICH IIII	V _{IC} = V _{ICR} min, See Note 4				7			7	1110	
IIO	Input offset			25°C		1			1		pА	
10	current			85°C			1			1	nA	
l.o	Input bias			25°C		5			5		pΑ	
lΒ	current			85°C			2			2	nA	
	C			25°C	0 to 2			0 to 4				
VICR	Common-mode input voltage range			Full range	0 to			0 to			V	
				TullTalige	1.75			3.75				
¹ ОН	High-level	V _{ID} = 1 V		25°C		0.1			0.1		nA	
OH	output current	VID = 1 V		Full range			1			1	μΑ	
1/01	Low-level	V _{ID} = -1 V,	lo: - 2 mA	25°C		115	300		150	400	mV	
VOL	output voltage	VID = -1 V,	I _{OL} = 2 mA	Full range			600			700	mv	
lOL	Low-level output current	V _{ID} = -1 V,	V _{OL} = 1.5 V	25°C	6	16		6	16		mA	
1		1,4,4,4	Neder	25°C		120	250		140	300		
IDD	Supply current	V _{ID} = 1 V, No load	Full range			350	-		400	μΑ		

[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.

switching characteristics, V_{DD} = 3 V, T_A = 25°C

PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
Response time	R _L = 5.1 kΩ,	C _L = 15 pF [§] ,	100-mV input step with 5-mV overdrive		640		ns
	See Note 5			0.0			

switching characteristics, $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	T	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Pospones time	$R_L = 5.1 \text{ k}\Omega$,	$C_L = 15 pF^{\S}$,	100-mV input step with 5-mV overdrive		650		
Response time	See Note 5		TTL-level input step		200		ns

[§] C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or V_O = 1.4 V with V_{DD} = 5 V.



[‡] Full range is ~40°C to 85°C. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

TLV2352Y LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS011-D4021, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C^{\dagger}$


	PARAMETER	TEST C	ONDITIONS	V	V _{DD} ≈ 3 V			V _{DD} = 5 V		
	TATAMETER	120.0	, 20. 00.10,		TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	VIC = VICRM	in, See Note 4		1	5		1	5	mV
110	Input offset current				1			1		pА
lв	Input bias current				5			5		pΑ
VICR	Common-mode input voltage range			0 to 2			0 to 4			V
ЮН	High-level output current	V _{ID} = 1 V			0.1			0.1		nA
VOL	Low-level output voltage	V _{ID} = -1 V	I _{OL} = 2 mA		115	300	,	150	400	mV
¹ OL	Low-level output current	$V_{ID} = -1 V$	V _{OL} = 1.5 V	6	16		6	16		mA
IDD	Supply current	V _{ID} = 1 V	No load		120	250		140	300	μΑ


[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.





TYPICAL CHARACTERISTICS





COMMON-MODE INPUT VOLTAGE RANGE vs





TYPICAL CHARACTERISTICS

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 5

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 7

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 6

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 8



SLCS011-D4021, MAY 1992

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2352 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the V_{ICR} test, rather than changing the input voltages to provide greater accuracy.




Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output will change states.



PARAMETER MEASUREMENT INFORMATION

Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 10. Circuit for Input Offset Voltage Measurement




SLCS011-D4021, MAY 1992

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O=1\,V$ with $V_{DD}=3\,V$ or when the output crosses $V_O=1.4\,V$ with $V_{DD}=5\,V$. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 11) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, will cause the output to change state.





NOTE A: CL includes probe and jig capacitance.

Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms



TLV2354I, TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012-D4017, MAY 1992


- Wide Range of Supply Voltages
 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Very Low Supply Current Drain 240 uA Typ at 3 V
- Common-Mode Input Voltage Range Includes Ground
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
- High Input Impedance . . . 10¹² Ω Typ
- Extremely Low Input Bias Current
 5 pA Typ
- Output Compatible With TTL, MOS, and CMOS
- Built-In ESD Protection

description

The TLV2354 consists of four independent, low-power comparators specifically designed for single power supply applications and to operate with power supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 240 μ A.

D OR N PACKAGE (TOP VIEW) 1 OUT [14 1 3 OUT 2 OUT [13 1 4 OUT 12 GND V_{DD} 1 3 2 IN−∏ 4 11 T 4 IN+ 2 IN+ **∏** 10 1 4 IN-1 IN-∏ 9 ¶ 3 IN+ 6 1 IN+ [8 N 3 IN-PW PACKAGE (TOP VIEW) 1 OUT[14 1 3 OUT 2 OUT [13 1 4 OUT 2 12 GND V_{DD}[] 3 2 IN-∏ 4 11 T 4 IN+ 10 1 4 IN-2 IN+ [5 9∏3 IN+ 1 IN-[6 1 IN+ □ я**П** 3 IN-

symbol (each comparator)



The TLV2354 is designed using the Texas Instruments LinCMOSTM technology and therefore features an extremely high input impedance (typically greater than $10^{12}\,\Omega$), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2354 is fully characterized for operation from -40° C to 85°C.

The TLV2354 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

AVAILABLE OPTIONS

	V _{IO} max		PACKAGE		CHIP
TA	at 25°C	SMALL OUTLINE (D)†	PLASTIC DIP (N)	TSSOP (PW)‡	FORM (Y)
-40°C to 85°C	5 mV	TLV2354ID	TLV2354IN	TLV2354IPW	TLV2354Y

† The D package is available taped and reeled. Add the suffix "R" to the device type (e.g., TLV2352IDR).


‡ PW packages are only available left-ended taped and reeled, (e.g., TLV2354!PWLE)



This device has limited built-in gate protection. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam.

LinCMOS is a trademark of Texas Instruments Incorporated.






SLCS012-D4017, MAY 1992

TLV2354Y chip information

These chips, properly assembled, display characteristics similar to the TLV2354. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





TLV2354I LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS012-D4017, MAY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)
Differential input voltage, V _{ID} (see Note 2) ± 8
Input voltage range, V ₁ – 0.3 to 8
Output voltage, V _O
Input current, I ₁ ± 5 m
Output current, I _O
Duration of output short circuit to ground (see Note 3) unlimite
Continuous total power dissipation
Operating free-air temperature range
Storage temperature range – 65°C to 150°
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
- 3. Short circuits from outputs to VDD can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	494 mW
N	1150 mW	9.2 mW/°C	598 mW
PW	700 mW	5.6 mW/°C	346 mW

recommended operating conditions

		I-SUI	I-SUFFIX MIN MAX 2 8	
		MIN MAX 2 8 0 1.75 0 3.75	UNIT	
Supply voltage, V _{DD}		2	8	V
Common-mode input voltage, V _{IC}	V _{DD} = 3 V	0	1.75	
Common-mode input voltage, VIC	V _{DD} = 5 V	0	3.75	V
Operating free-air temperature, TA		-40	85	°C



TLV2354I LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS012-D4017, MAY 1992

electrical characteristics at specified free-air temperature[†]

	PARAMETER	TEST CO	ONDITIONS	TA [‡]		/ _{DD} = 3 \	<i>'</i>	V	DD = 5 V	'	UNIT
	TATIAMETER			Ι.Α.	MIN	TYP	MAX	MIN	TYP	MAX	ONT
VIO	Input offset	Via - Vian min	V _{IC} = V _{ICR} min, See Note 4			1	5		1	5	mV
110	voltage	VIC = VICH IIIIII					7			7	1114
lio	Input offset			25°C		1			1		pΑ
10	current			85°C			1			1	nA
1	Input bias					5			5		pА
Iв	current			85°C			2			2	nA
	Common modo			25°C	0 to 2			0 to 4			
VICR	Common-mode input voltage range			Full range	0 to			0 to			V
				Full range				3.75			
1	High-level	V _{ID} = 1 V		25°C		0.1			0.1		nA
ЮН	output current	VID = 1 V		Full range			1			1	μΑ
1/01	Low-level	V- 4 V	1- 0-0	25°C		115	300		150	400	mV
VOL	output voltage	$V_{ID} = -1 V$,	IOL = 2 mA	Full range			600			700	, ,,,,
lou	Low-level	\\\ 1\\\ \\\	V _{OL} = 1.5 V	25°C	6	16		6	16		mA
OL	output current	$V_{ID} = -1 V$, V_{OI}		230		10					
100	Supply ourrent	Supply current V _{ID} = 1 V, No	No load	25°C		240	500		290	600	μΑ
IDD	Supply current		No load	Full range			700			800	μΑ

[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		MIN	TYP	MAX	UNIT		
Response time	R_L = 5.1 kΩ, See Note 5	C _L = 15 pF [§] ,	100-mV input step with 5-mV overdrive		640		ns

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Despense time	$R_L = 5.1 \text{ k}\Omega$,	CL = 15 pF§,	100-mV input step with 5-mV overdrive		650		
Response time	See Note 5		TTL-level input step		200		ns

[§] C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.



[‡] Full range is -40°C to 85°C. IMPORTANT: See Parameter Measurement Information.

TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS012-D4017, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C^{\dagger}$


PARAMETER		TEST CONDITIONS		V _{DD} = 3 V			V _{DD} = 5 V			
	TANAMETER	12010	CHETTICITO	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	VIC = VICRMI	n, See Note 4		1	5		1	5	mV
110	Input offset current				1			1		pΑ
Iв	Input bias current				5			5		pA
VICR	Common-mode input voltage range			0 to 2			0 to 4			V
ЮН	High-level output current	V _{ID} = 1 V			0.1			0.1		nA
VOL	Low-level output voltage	V _{ID} = -1 V	I _{OL} = 2 mA		115	300		150	400	mV
lOL	Low-level output current	$V_{ID} = -1 V$,	V _{OL} = 1.5 V	6	16		6	16		mA
IDD	Supply current	V _{ID} = 1 V	No load		240	500		290	600	μΑ


[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.




NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.


TYPICAL CHARACTERISTICS





COMMON-MODE INPUT VOLTAGE RANGE





TEXAS

TYPICAL CHARACTERISTICS

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 5

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 7

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 6

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 8



SLCS012-D4017, MAY 1992

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2354 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1 (a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1 (b) for the V_{ICR} test, rather than changing the input voltages to provide greater accuracy.




Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output will change states.

PARAMETER MEASUREMENT INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.






Figure 10. Circuit for Input Offset Voltage Measurement

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O=1\ V$ with $V_{DD}=3\ V$ or when the output crosses $V_O=1.4\ V$ with $V_{DD}=5\ V$. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, will cause the output to change state.





NOTE A: C₁ includes probe and jig capacitance.


Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms



Mechanical Data	3
	2
	1

D008, D014, and D016 plastic small outline packages

Each of these small outline packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material condition.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within ±0,051 (0.002) exclusive of solder.



KC003 plastic flange-mount package

This package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when the package is operated under high-humidity conditions.




NOTES: A. Notches and/or mold chamfer may or may not be present.

B. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material conditions.



N014, N016, N018, and N020 300-mil plastic dual-in-line package

These dual-in-line packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics will remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



N014, N016, N018, and N020 300-mil plastic dual-in-line package (continued)

	PIN	14	16	18	20
DIM			, ,		
Α	MIN	18,0 (0.710)	(see Note A)	(see Note A)	23,22 (0.914)
	MAX	19,8 (0.780)	19,8 (0.780)	23,4 (0.920)	24,77 (0.975)
В	NOM	2,8 (0.110)	2,8 (0.110)	4,06 (0.160)	2,80 (0.110)
С	MIN	7,37 (0.290)	7,37 (0.290)	7,37 (0.290)	7,37 (0.290)
	MAX	7,87 (0.310)	7,87 (0.310)	7,87 (0.310)	7,87 (0.310)
D	MIN	6,10 (0.240)	6,10 (0.240)	(see Note A)	6,10 (0.240)
	MAX	6,60 (0.260)	6,60 (0.260)	6,99 (0.275)	7,11 (0.280)
E	NOM	2,0 (0.080)	2,0 (0.080)	2,03 (0.080)	2,0 (0.080)
F	MIN	0,84 (0.033)	0,84 (0.033)	0,89 (0.035)	0,84 (0.033)
G	MIN	(see Note B)	0,38 (0.015)	(See Note B)	1,68 (0.066)
	MAX	(see Note B)	1,65 (0.065)	(see Note B)	0,22 (0.009)
Н	MIN	2,54 (0.100)	1,02 (0.040)	0,23 (0.009)	0,38 (0.015)
	MAX	1,52 (0.060)	2,41 (0.095)	1,91 (0.075)	1,27 (0.050)


NOTES: A. This packaging characteristic is not specified.



B. The 14-pin and 18-pin plastic dual-in-line package is only offered with the external pins shaped in their entirety.

P008 plastic dual-in-line package

This package consists of a circuit mounted on an 8-pin lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-plated lead require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

PW008, PW014, PW016, PW020 shrink small-outline packages

These shrunk small-outline packages consist of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,25 mm radius of true position at maximum material condition.

- B. Body dimensions include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 mm.
- D. Lead tips to be planar within $\pm 0,051$ mm exclusive of solder.

PIN	s .		10	20
DIM	8	14	16	20
A MIN	2,99	4,99	4,99	6,40
A MAX	3,03	5,30	5,30	6,80
B MAX	0,65	0,70	0,38	0,48



TI Worldwide Sales Offices

ALABAMA: Huntsville: 4960 Corporate Drive, Suite N-150, Huntsville, AL 35805-6202, (205) 837-7530

ARIZONA: Phoenix: 8825 N. 23rd Avenue, Suite 100, Phoenix, AZ 85021, (602) 995-1007. Suite 100, Phoenix, AZ 85021, (602) 995-1007.
CALIFORNIA: Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200;
Roseville: 1 Sierra Gate Plaza, Suite 255B, Roseville, CA 95678, (916) 786-9208;
San Diego: 5625 Ruffin Road, Suite 100, San Diego. CA 92123, (619) 278-9600;
Santa Clara: 5353 Betsy Ross Drive, Santa Clara, CA 95054, (408) 980-9000;
Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: 21500 X Parts 100. COLORADO: Aurora: 1400 S. Potomac Street.

Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingford: 9 Barnes Industrial Park Road, Wallingford, CT 06492, (203) 269-0074 FLORIDA: Altamonte Springs: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116;

Fort Lauderdale: 2950 N.W. 62nd Street, Suite 100, Fort Lauderdale, FL 33309, (305) 973-8502; **Tampa**: 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 882-0017. GEORGIA: Norcross: 5515 Spalding Drive. Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin. Arlington Heights, IL 60005, (708) 640-3000.

INDIANA: Carmel: 550 Congressional Drive, Suite 100. Carmel, IN 46032, (317) 573-6400; Fort Wayne: 118 E. Ludwig Road, Suite 102, Fort Wayne, IN 46825, (219) 482-3311. IOWA: Cedar Rapids: 373 Collins Road N.E., Suite 201, Cedar Rapids, IA 52402, (319)

395-9550 KANSAS: Overland Park: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (301) 964-2003. MASSACHUSETTS: Waltham: 950 Winter Street. Suite 2800, Waltham, MA 02154, (617) 895-9100. MICHIGAN: Farmington Hills: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500;

MINNESOTA: Eden Prairie: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

MISSOURI: St. Louis: 12412 Powerscourt Drive, Suite 125, St. Louis, MO 63131, (314) 821-8400. NEW JERSEY: Iselin: Parkway Towers, 485 E. Route 1 South, Iselin, NJ 08830, (908) 750-1050.

NEW MEXICO: Albuquerque: 2709 Pan Americal Freeway, N.E., Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer NEW YORK: East Syracuse: 6365 Collamer Drive, East Syracuse, NY 13057, (315) 463-9291; Flahkill: 300 Westage Business Center, Suite 140, Fishkill, NY 12524, (914) 897-2900; Melville: 1895 Walt Whitman Road, Melville, NY 11747, (516) 454-6600; Pittsford: 2851 Clover Street, Pittsford, NY 14534,

(716) 385-6770. NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Charlotte, NC 28217, (704) 527-0933; Raleigh: 2809 Highwoods Boulevard, Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23775 Commerce Park Road, Beachwood, OH 44122, (216) 464-6100; Beavercreek: 4200 Colonel Glenn Highway, Suite 600, Beavercreek, OH 45431, (513) 427-6200

OREGON: Beaverton: 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Blue Bell: 670 Sentry Parkway, Blue Bell, PA 19422, (215) 825-9500. PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769; Dallae: 7839 Churchill Way, Dallas, TX 75251, (214) 917-1264; Houston: 9301 Southwest Freeway, Suite 360, Houston, TX 77074, (713)

UTAH: Salt Lake City: 1800 S. West Temple Street, Suite 201, Salt Lake City, UT 84115, (801) 466-8973

WASHINGTON: Redmond: 501¢ 148th Avenue N.E., Building B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Waukesha: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001. CANADA: Nepean: 301 Moodie Drive, Mallom Center, Nepean, Ontario, Canada K2H 9C4, (613) 726-1970; Richmond Hill: 280 Centre Street (613) 726-1910; Richmond Hill: 200 Centre Street East, Richmond Hill, Ontario, Canada L4C 1B1, (416) 884-9181; St. Laurent: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3004, 3-696-121; 717 Philip Highway, Elizabeth, South Australia 5112, 8 255-2066.

BELGIUM: S.A. Texas Instruments Belgium N.V., 11, Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda., Av. Eng, Luiz Carlos Berrini, 1461-110, andar, 04571 Sao Paulo, SP, Brazil, 11-535-5133. **DENMARK:** Texas Instruments A/S, Borupvar 2D, DK-2750 Ballerup, Denmark, (45) 44687400.

FINLAND: Texas Instruments OY, P.O. Box 86, 02321 Espoo, Finland, (0) 802 6517.

FRANCE: Texas Instruments France, 8-10 Avenue Morane Saulnier-B.P. 67, 78141 Velizy Villacoublay cedex, France, (1) 30 70 10 03.

GERMANY: Texas instruments Deutschland GmbH., Haggertystrasse 1, 8050 Freising, (08161) 80-0 od. Nbst; Kurfurstendamm 195-196, 1000 Berlin 15, (030) 8 82 73 65; Dusseldorfer Strasse 40, 6236 Eschborn 1, (06196) 80 70; Kirchhorster Strasse 2, 3000 Hannover 51, (0511) 64 68-0; Maybachstrasse II, 7302 Ostfildern 2 (Nellingen), (0711) 3403257; Gildehofcenter, Hollestrasse 3, 4300 Essen 1, (201) 24 25-0.

HOLLAND: Texas Instruments Holland B.V., Hogehilweg 19, Postbus 12995, 1100 AZ Amsterdam-Zuidoost, Holland, (020) 5602911.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Center, 7 Canton Road, Kowloon, Hong Kong, 7351223.

HUNGARY: Texas Instruments International, Budaorsi u.42, H-1112 Budapest, Hungary. (1) 1 66 66 17

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 481677

ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041, Agrate Brianza (Mi), Italy

Paracerso 12, 2001.
(039)
63221; Via Castello della Magliana, 38, 00148
Rome, Italy (06) 6572651; Via Amendola, 17,
40100 Bologna, Italy (051) 554004.

JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-3498–2111; MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-3769-8700; Nissho-iwai Building 5F, 25-8 Imabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, Seimei Building 6F, 3-10 Oyama-cho, Kanazawa, Ishikawa, Japan 920, 0762-23-5471; Isnikawa, Japan 920, 0762-23-5471; Matsumoto Showa Building 6F, 1-2-11 Fukashi, Matsumoto, Nagano, Japan 390, 0263-33-1060; Dailchi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Gondo-cho, Hodogava-ku, Yokohama, Kanaqawa 240, Japan, 045-338-1220; Yokohama, Kanaqawa 240, Japan, 045-338-1221 Nihon Seimei Kyoto Yasaka Building 5F, 843-2, Higashi Shiokohijicho, Higashi-iru, Nishinotoh-in, Shiokohiji-dori, Shirmoygo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya Building 8F, 2-44 Yayoi, Kumagaya, Saltama, Japan 360, 0485-22-2240; 2597-1, Aza Harudai, Oaza Yasaka, Kitsuki, Oita, Japan 873, 09786-3-3211.

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2 551 2800.

MALAYSIA: Texas Instruments, Malaysia, Sdn. Bhd., Asia Pacific, Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 2306001.

MEXICO: Texas Instruments de Mexico S.A. de C.V., Alfonso Reyes 115, Col. Hipodromo Condesa, MExico, D.F., 06170, 5-515-6081.

NORWAY: Texas Instruments Norge A/S, PB 106, Refstad (Sinsenvelen 53), 0513 Oslo 5, Norway,

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 CITIC Building, 19 Jianguomenwai Dajje, Beijing, China, 500-2255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Philippines Branch, 14th Floor, Ba-Lepanto Building, Paseo de Roxas, Makati, Metro Manila, Philippines, 2-8176031

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 1003.

SINGAPORE (& INDIA, INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., Asia Pacific Division, 101 Thomson Road, #23-01, United Square, Singapore 1130, 3508100.

SPAIN: Texas Instruments Espana S.A., c/Gobelas 43, Ctra de La Coruna km 14, La Florida, 28023, Madrid, Spain, (1) 372 8051; c/Diputacion, 279-3-5, 08007 Barcelona, Spain, (3) 317 91 80. SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, S-164 93 Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland,

TAIWAN: Texas Instruments Taiwan Limited, Taipei Branch, 10th Floor, Bank Tower, No. 205 Tung Hua N. Road, Taipei, Taiwan, Republic of China,

UNITED KINGDOM: Texas Instruments Ltd... Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.





